

23497

UNITED STATES PATENT AND TRADEMARK OFFICE

03/26/2008

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450

Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. ISSUE DATE PATENT NO. ATTORNEY DOCKET NO. CONFIRMATION NO.
--

11/130,939 04/15/2008 7360130 4359

JED MARGOLIN 1981 EMPIRE ROAD RENO, NV 89521-7430

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 343 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Jed Margolin, San Jose, CA;

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail

Mail Stop ISSUE FEE
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450
or Fax (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks I through 5 should be completed where

indicated unless correct maintenance fee notifica	ed below or directed oil	nerwise in Block I, by (a) specifying a new cor	respondence address	viii be m ; and/or ((b) indicating a separ	correspondence address as rate "FEE ADDRESS" for
		lock for any change of address)	r p	∞(s) iransmiπai. In	is certific il paper, :	cate cannot be used to such as an assignmen	domestic mailings of the or any other accompanying at or formal drawing, must
JED MARGOI 1981 EMPIRE F RENO, NV 895	LIN ROAD	/2008		Cei	rtificate o	of Mailing or Transp	nission deposited with the United class mail in an envelope above, or being facsimile te indicated below.
							(Depositor's name)
							(Signature)
			L				(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVENTO	OR .	ATTOR	NEY DOCKET NO.	CONFIRMATION NO.
11/130,939 TITLE OF INVENTION	05/17/2005 : MEMORY WITH INT	EGRATED PROGRAMI	Jed Margolin MABLE CONTROLLE	R			4359
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DU	PREV. PAID ISSU	E FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	YES	\$720	\$300	\$0	L.,	\$1020	05/19/2008
EXAM	INER	ART UNIT	CLASS-SUBCLASS	7			
CHUNG, F	HUNG M	2117	714-718000				
1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363). Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required.			1 \Li vio namo di a singio min (naving as a monto) a				
PLEASE NOTE: Uni recordation as set forti (A) NAME OF ASSIG	ess an assignee is identi h in 37 CFR 3.11. Comp GNEE	letion of this form is NO	data will appear on the Ta substitute for filing a (B) RESIDENCE: (CIT	patent. If an assign n assignment. 'Y and STATE OR C	COUNTR	Y)	cument has been filed for
ta. The following fee(s): Issue Fee Publication Fee (N Advance Order - #	o small entity discount p		Payment of Fee(s): (PI A check is enclosed Payment by credit c The Director is here overpayment, to De	ard. Form PTO-2038	is attach	թավ. Paid throug	·
a. Applicant claims	tus (from status indicated s SMALL ENTITY statu d Publication Fee (if requestronds of the United State	s. Sec 37 CFR 1.27.	b. Applicant is no lo				R 1.27(g)(2). assignee or other party in
				Date 2/2	27/20	08	
Typed or printed name	Jed Man	olin					
This collection of informa in application. Confident ubmitting the completed his form and/or suggestion Box 1450, Alexandria, V Alexandria, Virginia 223	ation is required by 37 Ciality is governed by 35 application form to the ons for reducing this buringinia 22313-1450. DO	FR 1.311. The information U.S.C. 122 and 37 CFR 1 USPTO. Time will vary den, should be sent to the NOT SEND FEES OR C	n is required to obtain or 1.14. This collection is e depending upon the ind Chief Information Offi COMPLETED FORMS	retain a benefit by the stimated to take 12 retained to take 12 retained to take 12 retained to the stimated to take 12 retained to the stimated to the st	he public ninutes to mments of Trademar	which is to file (and o complete, including on the amount of time k Office, U.S. Depar TO: Commissioner for	by the USPTO to process) gathering, preparing, and e you require to complete tment of Commerce, P.O. r Patents, P.O. Box 1450,

Electronic Patent Application Fee Transmittal								
Application Number:	11	130939						
Filing Date:	17	-May-2005						
Title of Invention:	MEMORY WITH INTEGRATED PROGRAMMABLE CONTROLLER							
First Named Inventor/Applicant Name:	Jed Margolin							
Filer:	Jed Margolin							
Attorney Docket Number:								
Filed as Small Entity								
Utility Filing Fees								
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)			
Basic Filing:								
Pages:								
Claims:								
Miscellaneous-Filing:								
Petition:								
Patent-Appeals-and-Interference:								
Post-Allowance-and-Post-Issuance:								
Utility Appl issue fee		2501	1	720	720			
Publ. Fee- early, voluntary, or normal		1504	1	300	300			

Description	Fee Code Quantity		Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
Printed copy of patent - no color	8001	10	3	30
	Tota) (\$)	1050	

Electronic Acknowledgement Receipt					
EFS ID:	2916936				
Application Number:	11130939				
International Application Number:					
Confirmation Number:	4359				
Title of Invention:	MEMORY WITH INTEGRATED PROGRAMMABLE CONTROLLER				
First Named Inventor/Applicant Name:	Jed Margolin				
Customer Number:	23497				
Filer:	Jed Margolin				
Filer Authorized By:					
Attorney Docket Number:					
Receipt Date:	27-FEB-2008				
Filing Date:	17-MAY-2005				
Time Stamp:	13:34:31				
Application Type:	Utility under 35 USC 111(a)				
Payment information:					

Submitted with Payment	yes
Payment Type	Credit Card
Payment was successfully received in RAM	\$1050
RAM confirmation Number	7702
Deposit Account	
Authorized User	

File Listing:

Document Number	Document Description	File Name	File Size(Bytes) /Message Digest	Multi Part /.zip	Pages (if appl.)
--------------------	----------------------	-----------	----------------------------------	---------------------	---------------------

1	Issue Fee Payment (PTO-85B)	nt (PTO-85B) jm_mipc_partb.pdf -		no	1
I	issue ree rayment (r10-63b)	jiii_mipe_parib.pur	b8f9af7d80d9e8363020c16043650060 55cb4a3c	l l	1
Warnings:					
Information	:				
2	Fee Worksheet (PTO-06)	fee-info.pdf	8411	no	2
	r ee worksneet (1 10-00)	iee-iiio.pai	125edd4dc86b149bb63e72e16d320805 451827f1		
Warnings:					
Information	:				
		Total Files Size (in bytes):	es): 104828		

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

23497

7590

02/19/2008

JED MARGOLIN 1981 EMPIRE ROAD RENO, NV 89521-7430 EXAMINER

CHUNG, PHUNG M

ART UNIT PAPER NUMBER

4359

2117

DATE MAILED: 02/19/2008

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.

11/130,939

05/17/2005

Jed Margolin

TITLE OF INVENTION: MEMORY WITH INTEGRATED PROGRAMMABLE CONTROLLER

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUÉ
nonprovisional	YES	\$720	\$300	\$0	\$1020	05/19/2008

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

- A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.
- B. If the status above is to be removed, check box 5b on Part B Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

- A. Pay TOTAL FEE(S) DUE shown above, or
- B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.
- II. PART B FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.
- III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or <u>Fax</u> (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where

appropriate. All further of indicated unless correcte maintenance fee notificat	d below or directed oth	g the Patent, advance or erwise in Block 1, by (a	ders and notification of m specifying a new corres	naintenance fees w pondence address;	rill be i and/or	mailed to the current of the current	correspondence address as rate "FEE ADDRESS" for
CURRENT CORRESPONDE	NCE ADDRESS (Note: Use Blo	ock 1 for any change of address)	Fee(s	s) Transmittal. Thi rs. Each additional	s certif I paper.	icate cannot be used for	domestic mailings of the r any other accompanying t or formal drawing, must
23497 JED MARGOL 1981 EMPIRE R RENO, NV 8952	OAD	/2008		Cor	tificata	of Mailing or Transn	nission deposited with the United class mail in an envelope above, or being facsimile te indicated below.
							(Depositor's name)
							(Signature)
							(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR		ATTO	RNEY DOCKET NO.	CONFIRMATION NO.
11/130,939 TITLE OF INVENTION:	05/17/2005 MEMORY WITH INT	EGRATED PROGRAMM	Jed Margolin MABLE CONTROLLER				4359
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUI	E FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	YES	\$720	\$300	\$0		\$1020	05/19/2008
EXAM	INER	ART UNIT	CLASS-SUBCLASS	`			
CHUNG, P	HUNG M	2117	714-718000				
CFR 1.363). Change of corresponded from PTO/SE "Fee Address" indip PTO/SB/47; Rev 03-0 Number is required. ASSIGNEE NAME All PLEASE NOTE: University of the PLEASE NOTE: University of	cation (or "Fee Address' 2 or more recent) attach ND RESIDENCE DATA ess an assignee is ident in 37 CFR 3.11. Comp	nge of Correspondence Indication form ed. Use of a Customer A TO BE PRINTED ON 7 ified below, no assignee	(1) the names of up to or agents OR, alternative (2) the name of a single registered attorney or a 2 registered patent attorney of the control of the contro	rely, e firm (having as a gent) and the nam meys or agents. If printed. e) atent. If an assign assignment.	memb es of u no nam	p to per is 3 dentified below, the do	ocument has been filed for
Please check the appropri	iate assignee category or	categories (will not be pr	rinted on the patent):	Individual Co	orporati	ion or other private gro	up entity Government
	are submitted: o small entity discount p	permitted)	D. Payment of Fee(s): (Plean A check is enclosed. Payment by credit care The Director is hereby overpayment, to Depo	d. Form PTO-2038	is atta	iched. required fee(s), any de	·
	s SMALL ENTITY state	is. See 37 CFR 1.27.	☐ b. Applicant is no long	<u> </u>			
NOTE: The Issue Fee and interest as shown by the r	d Publication Fee (if requeecords of the United Sta	uired) will not be accepted tes Patent and Trademark	d from anyone other than the Office.	ne applicant; a regi	stered a	attorney or agent; or th	e assignee or other party in
Authorized Signature				Date			
This collection of informan application. Confident submitting the completed this form and/or suggestions.	ation is required by 37 C iality is governed by 35 I application form to the ons for reducing this but in a 22212 the but	FR 1.311. The informatic U.S.C. 122 and 37 CFR USPTO. Time will vary rden, should be sent to the	on is required to obtain or r 1.14. This collection is est depending upon the indiv e Chief Information Office COMPLETED EXPANS TO	etain a benefit by t imated to take 12 i idual case. Any co r, U.S. Patent and	he publ minutes mment Traden	lic which is to file (and is to complete, including its on the amount of tin nark Office, U.S. Depart	by the USPTO to process) g gathering, preparing, and ne you require to complete rtment of Commerce, P.O.

Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/130,939		05/17/2005	Jed Margolin		4359
23497	7590	02/19/2008		EXAM	INER
JED MARGO	LIN			CHUNG, P	HUNG M
1981 EMPIRE	ROAD			ART UNIT	PAPER NUMBER
RENO, NV 895	21-7430			2117	
				DATE MAILED: 02/19/2003	8

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 343 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 343 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

MN

2.		
	Application No.	Applicant(s)
Notice of Allewability	11/130,939	MARGOLIN, JED
Notice of Allowability	Examiner	Art Unit
	Phung My Chung	2117
The MAILING DATE of this communication appearable claims being allowable, PROSECUTION ON THE MERITS IS (nerewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHT of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in or other appropriate commedites. This application is	in this application. If not included nunication will be mailed in due course. THIS
This communication is responsive to <u>amendment dated on</u>	<u>1/24/08</u> .	
2. X The allowed claim(s) is/are <u>1-3, 5- 5-6, 8 and 10-11, which</u>	are now as 1-8.	
 Acknowledgment is made of a claim for foreign priority unal along All blood Some* closed None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 	been received.	·
3. Copies of the certified copies of the priority doc	cuments have been receive	ed in this national stage application from the
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" of noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	of this communication to fil ENT of this application.	e a reply complying with the requirements
I. A SUBSTITUTE OATH OR DECLARATION must be submi	tted. Note the attached EX s reason(s) why the oath o	AMINER'S AMENDMENT or NOTICE OF or declaration is deficient.
. CORRECTED DRAWINGS (as "replacement sheets") must	t be submitted.	
(a) including changes required by the Notice of Draftsperso	on's Patent Drawing Revie	w (PTO-948) attached
1) hereto or 2) to Paper No./Mail Date		
(b) ☐ including changes required by the attached Examiner's Paper No./Mail Date	Amendment / Comment o	or in the Office action of
Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in the	84(c)) should be written on ne header according to 37 C	the drawings in the front (not the back) of FR 1.121(d).
DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT F	sit of BIOLOGICAL MAT	ERIAL must be submitted. Note the
•		
Attachment(s)		
. ☐ Notice of References Cited (PTO-892)	5. Notice of I	nformal Patent Application
. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)		Summary (PTO-413), ./Mail Date
. Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date		s Amendment/Comment
. Examiner's Comment Regarding Requirement for Deposit	8. Examiner's	s Statement of Reasons for Allowance
of Biological Material	9.	Phung My Chung Primary Patent Examiner

U.S. Patent and Trademark Office PTOL-37 (Rev. 08-06) Jed Margolin

1

Serial Number: 11/130,939 Examiner: Phung M. Chung

Filed: 05/17/2005

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Art Unit: 2117

Sheet 1 of 7

2 3 4 In re Application of Jed Margolin Examiner: Phung M. Chung Serial No.: 11/130,939 5 Art Unit: 2117 6 Filed: 05/17/2005 For: MEMORY WITH INTEGRATED PROGRAMMABLE CONTROLLER 7 8 9. Mail Stop AF Commissioner for Patents 10 P.O. Box 1450 11 Alexandria, VA 22313-1450 12 13 14 AMENDMENTS AND RESPONSE 15 Dear Sir: 16 17 In the Office Action mailed December 28, 2007, Claims 1-3, 5-6, 8, and 10-11 were 18 allowed and Claims 14-16 were rejected. Please enter the following amendments and consider 19 20 the following remarks. Amendments to the claims begin on page 2 of this response. Remarks begin on page 7 of 21 22 this response. 23 24 Ok to enter PMC 1/29/08



Application/Control	No.
11/130 030	

Applicant(s)/Patent under Reexamination

Examiner

Phung My Chung

MARGOLIN, JED Art Unit 2117

	(ORIGINAL						INT	ERNATIONAL	CLASSI	EICATION	
	CLASS		SUBCLASS 718				CL	AIMED			NON-CLA	MED
_	714					11	С	29	/00			1
	CROSS	REFERENC	ES									
CLASS	SUBCLAS	S (ONE SUB	CLASS PE	R BLOCK)					·			·
714	763								1			
									1			1
									1			1
							·		1			1
									1			1
(Assi	N/A stant Examir		e)			R.	OC Chunc			Total C	laims Allow	/ed: 8
			nung My Chung Examiner) (Date)			O.G. Print Claim(s)			O.G. Print Fi			

	laims	renur	nbere	d in th	e sam	e orde	er as p	oresen	ted by	appli	cant	□с	PA		□ T.	D.		□R	.1.47
Final	Original		Final	Original		Final	Original		Final	Original		Final	Original		Final	Original	- - -	Final	Original
1	1 -			31			61			91			121			151			181
2	2			32			62			92			122			152			182
3	3			33			63			93			123			153			183
	4			34			64]		94			124			154			184
4	5			35			65			95			125			155		_	185
5	6			36			66]		96			126	İ		156			186
	7			37			67]		97			127			157		_	187
6	8			38			68			98			128			158			188
	9			39			69	}		99			129			159			189
7	10			40			70			100			130			160			190
8	11			41			71			101			131			161			191
	12			42			72			102			132			162			192
	13			43			73			103			133			163			193
	14			44			74			104			134		•	164			194
	15			45			75			105			135			165			195
	16			46			76		ς.	106			136			166			196
	17			47			77			107			137			167			197
	18			48			78	}		108			138			168			198
	19			49			79			109			139			169			199
	20			50			80			110			140			170			200
	21			51			81			111			141			171			201
	22			52			82] ·		112			142	,		172			202
	23			53			83			113			143			173			203
	24			54			84			114			144			174			204
	25			55			85			115			145			175			205
	26			56			86			116			146			176			206
	27			57			87			117			147			177			207
	28			58			88			118			148			178			208
	29	,		59			89			119			149			179_			209
	30			60			90			120			150			180			210

Index	of	Cla	ims
			-



Application/Control No.

11/130,939

Examiner

Phung My Chung

Applicant(s)/Patent under Reexamination MARGOLIN, JED

Art Unit

2117

1	7	Rejected
	II	Allowed

(Through numeral) Cancelled Restricted

Non-Elected N Interference

Appeal Α 0 Objected

Cla	aim	Ι			1	Date]	Cla	aim				[Dat
Final	Original	2/6/08					Ī					Final	Original					
	1	=		T		Г				•			51					
	2	=											52					
	3	=				Г			-				53					
	4	-											54					L
	5	=											55					
	6	=											56					
	7	-								L			57					L
	8	=						L		L			58					L
	9	ŀ				L			_	<u> </u>			.59					L
	10	=		ļ	_			匚	<u> </u>	_			60					_
	11	╚		<u>.</u>	L	<u> </u>	ļ	L	_				61					L
	12	-			L	_	_	<u> </u>	匚	L			62					L
	13	Ŀ	_				<u> </u>	<u> </u>					63					_
	14	Ŀ	_		<u> </u>	_	<u>L</u>	<u> </u>	L_	_			64	_			_	_
	15	<u> -</u>		<u> </u>		L.	L_	ļ					65					_
	16	<u> </u>			<u> </u>		L_	Ŀ	_	_			66					_
<u> </u>	17	<u> </u>	_		_			_	<u> </u>	_			67					
	18	<u> </u>	_		<u> </u>	L_	L		_	_	ļ		68	_				ļ.,
	19		<u> </u>	L	┞	_	<u> </u>	<u> </u>	١.	_			69			_		_
	20	L	_			L.	L	L		_			70	_				
	21	<u> </u>	<u> </u>	_	_	L	L			_			71	_				_
	22	_	_	<u> </u>	<u> </u>	_	_	┞-	_	_			72					
	23	_	_	<u> </u>	<u> </u>	_	╙	 -	_	_			73	<u> </u>				
	24	_	_	<u> </u>	_	L.	_	┞-	<u> </u>	_			74	<u> </u>		۰		_
	25	_	ļ	L	╙	┕	<u> </u>	<u> </u>					75	<u> </u>	_			L
	26	_	ļ	<u> </u>	_	<u> </u>	<u> </u>	┡					76	_				L
	27	ㄴ	_	<u> </u>	<u> </u>	_		_		_			77	<u> </u>				_
	28	<u> </u>	<u> </u>	<u> </u>	⊢	-	<u> </u>	┡		<u> </u>			78	<u> </u>				-
	29	<u> </u>	_	_	L_		ऻ_	▙	<u> </u>	<u> </u>			79					_
	30	_	_	<u> </u>	<u> </u>		L	<u> </u>					80	<u> </u>		_		_
	31	_	<u> </u>	_	├	_	⊢	┡					81	_				H
	32	-	_	<u> </u>	<u> </u>		<u> </u>	├-	_	-			82	<u> </u>				-
	33	_	_	├-	⊢	<u> </u>	<u> </u>	-					83	<u> </u>				_
	34	<u> </u>	<u> </u>	<u> </u>	ļ	_	├	⊢	 	-			84			_	_	_
	35	_	<u> </u> _	Ŀ	<u> </u>	ļ	⊢	-	_	-	-		85			_		-
	36	 	<u> </u>	_	ļ	⊢	⊢	├	<u> </u>	-	1		86					_
	37	<u> </u>	<u> </u>	ļ	⊢	ļ.,	 	├		ļ			87	<u> </u>	-			-
	38	 	<u> </u>	 	-	 -	-	\vdash	⊢	 			88	 		<u> </u>	_	\vdash
	39	\vdash	_	⊢-	-	├-	-	Ͱ	 	├—			89		\vdash	<u> </u>	<u> </u>	_
<u> </u>	40	<u> </u>	<u> </u>	\vdash	-	\vdash	-	 		-		ļ	90	H	H	<u> </u>		-
ļ	41	\vdash	-	-	 		 	├-	\vdash	-	1		91	\vdash	\vdash	 		-
	42	⊢-	-	 	├-	-	1-	⊢	-	├			92	 		<u> </u>	_	┝
	43	├-	-	├-	-	\vdash	 	\vdash	-	-		ļ	93	H	-	 		\vdash
<u> </u>	44		-		├	-		\vdash	├-				94 95	H	\vdash	 	_	┢
	45	-	Ŀ	\vdash	 	-	\vdash	-	 				96		<u> </u>	H		-
<u> </u>	46	-	\vdash	-	 	\vdash	-	\vdash	├-	ļ		-	97				-	-
	47	 	├-	-	\vdash	-	-	 		\vdash			98	<u> </u>	-	<u> </u>	_	┝
	48	-	_		├—	-	-	-		-		ļ	99	\vdash		-	-	\vdash
	49 50	├	\vdash	-	┝	┝	\vdash	├-	-	-			100	\vdash	-	-		⊢
	Lau			Ц.,	L	L_	<u></u>	<u> </u>	Ц.	<u> </u>	j	L	100				Ш.	<u> </u>

Cli	aim					ate	•		_	
Final	Original									
	101			_						Н
	102			\vdash	-					П
-	102 103			_						П
	104	Г		_	_					
	105									_
	105 106									
	107									
	108				_					
	109									
	110									
	111									
	112									
	113									Ш
	114									
	115	<u></u>	<u> </u>			<u> </u>			_	
	116		_	L						
<u></u>	116 117 118		<u> </u>							
	118	L							<u> </u>	
	119 120	_	<u> </u>	<u>L</u>	_				<u> </u>	Ш
	120			<u> </u>	_		_		<u> </u>	Ш
<u> </u>	121	<u> </u>	_	<u> </u>	ļ		<u> </u>		<u> </u>	Ш
	122	_		_	<u> </u>		_	_	<u> </u>	_
	121 122 123 124 125	<u> </u>		<u> </u>	<u> </u>	_	_	H		
<u> </u>	124	_	<u> </u>		L	_	<u> </u>	-	\vdash	-
<u> </u>	125	 -	 	⊢		-	<u> </u>	H		H
	126	├-		-	┝	-	⊢	\vdash	-	
	127	├-	-	\vdash	-		\vdash	\vdash	-	\vdash
	127 128 129 130 131 132	\vdash		├	\vdash	-	-		⊢	-
	130	├		┢		-	\vdash	\vdash	-	
ļ	131	-		\vdash	-	\vdash	\vdash	_	-	
	132	_	-	 	-	-	-		-	
 	133	\vdash	-	一		\vdash	\vdash			
_	134	┢	-	┢	Г	\vdash	\vdash			
	133 134 135			-						
	136		\vdash	1						
	136 137		Г	Γ						
	138									
	139									
	140									
	141								L	
	142			L						
	143				$ldsymbol{ldsymbol{ldsymbol{eta}}}$	_	_		<u> </u>	Щ
	144			<u> </u>			$ldsymbol{le}}}}}}$			Ш
	145	匚	<u> </u>	<u> </u>	Ш	<u> </u>	<u> </u>	<u> </u>	<u> </u>	Щ
<u></u>	146	<u> </u>	<u> </u>	<u> </u>	L_	<u> </u>	<u> </u>	L	<u> </u>	Щ
L	147	_					<u> </u>		_	Щ
	148	<u> </u>	_	<u> </u>	<u> </u>	<u> </u>	\vdash		<u> </u>	<u> </u>
	149	<u> </u>	_	<u> </u>	L	<u> </u>	<u> </u>		<u> </u>	
	150	L	<u> </u>	L		L	<u> </u>	L		Ш

Search Notes								

Application/Control No.	Applicant(s)/Patent under Reexamination					
11/130,939	MARGOLIN, JED	· ·				
Examiner	Art Unit					
Phung My Chung	2117					

	SEAR	CHED	
Class	Subclass	Date	Examiner

INT	INTERFERENCE SEARCHED									
Class	Subclass	Date	Examiner							
714	718	2/5/2008	РМС							
714	763	2/5/2008	PMC							
	•									

SEARCH NOT (INCLUDING SEARCH	ES STRATEGY)
	DATE	EXMR
Updated EAST searched 714/718, 763, 724, 725, 726; 365/200, 201. See print out	2/5/2008	PMC
	·	
Interference searched see print out	2/5/2008	РМС



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS P.O. Box 1450 Abxumdra, Vignin 22313-1450

Bib Data Sheet

CONFIRMATION NO. 4359

SERIAL NUMB 11/130,939	ER	FILING OR 371(c) DATE 05/17/2005 RULE		CLASS 714	GRO	ROUP ART UNIT 2117		ATTORNEY DOCKET NO.	
## CONTINUING DATA **********************************									
Foreign Priority claimed yes po STATE OR COUNTRY DRAWING CLAIMS Allowance Priority days of the country of th									
Acknowledged ADDRESS 23497	Exar	niner's Signature Ir	nitials		ļ				
TITLE Memory with inte	grate	d programmable contro	oller					·	
FILING FEE RECEIVED No to charge/credit DEPOSIT ACCOUNT No for following:			1.1 time)	6 Fees (Proce	essing Ext. of			
						Oth			·

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L35	47	(MUX AND (memory array or memory cell array) AND (TCPU or processor or test controller or test processor or test CPU) AND (TCPU RAM memory or processor RAM memory or RAM memory) AND (non-volatile memory))	US-PGPUB; USPAT; USOCR	ADJ	ON .	2008/02/05 17:28

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	13	test\$3 same memory array same test program same processor	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:39
L2	404	(multiplex\$3 or select\$3 or control\$4 or switch\$3) same (test program) same (RAM or processor RAM memory or RAM memory or processor RAM or RAM or randome access memory)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:44
L3	1	multiplexor control\$4 near1 arbitrates access same memory array	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:47
L4	22189	(multiplex\$3 or select\$3 or control\$4 or switch\$3) same (accessing) same ((RAM or processor RAM memory or RAM memory or processor RAM or randome access memory) or (memory array) or processor or non-volatile memory or user adj system)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON .	2008/02/05 15:49
L5	432933	(multiplexor or multiplex\$3)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:50
L6	6601	i4 and I5	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:50

L7	. 19	I6 and I2	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:50
L9	14917	test program	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:51
L10	19	17 and 19	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:51
L11	673222	stor\$3 same test result same RAM memory or processor RAM memory or RAM	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:51
L12	19	I10 and I11	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:52
L13	100	test\$3 same memory array same test program	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:52
L15	100	test\$3 and (memory array same test program)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:53

r		T		ī	T	T
L19	597	testing adj memory array	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:53
L20	78	119 and 19	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:54
L23	303	test\$3 same (memory array or memory cell\$1) same (test program\$1)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:55
L25	17324	test\$3 same (memory array or memory cell\$1)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:56
L26	899	I25 and I9	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:56
L27	4	l26 and l12	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:56
L28	7316	control access\$3 same (memory array or memory cell or processor or processor RAM memory or RAM or non-volatile memory)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:58

L29	214540	multiplexor\$1 or multiplexer\$1 or MUX	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:58
L30	1628	I28 and I29	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:59
L32	. 4	I27 and (I29 or I30)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 15:59
L33	27646	714/718 or 714/763 or 714/? or 365/200 or 365/201 or 365/?	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 16:00
L34	2	l32 and l33	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2008/02/05 16:01

PLUS Search Results for S/N 11130939, Searched Wed Jan 30 13:44:35 EST 2008 The Patent Linguistics Utility System (PLUS) is a USPTO automated search system for U.S. Patents from 1971 to the present PLUS is a query-by-example search system which produces a list of patents that are most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

591108261

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 1 of 7

Examiner: Phung M. Chung

Art Unit: 2117

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE 1 2 3 4 In re Application of Jed Margolin 5 Serial No.: 11/130,939 Examiner: Phung M. Chung 6 Filed: 05/17/2005 Art Unit: 2117 7 For: MEMORY WITH INTEGRATED PROGRAMMABLE CONTROLLER 8 9 Mail Stop AF Commissioner for Patents 10 P.O. Box 1450 11 12 Alexandria, VA 22313-1450 13 14 **AMENDMENTS AND RESPONSE** 15 16 Dear Sir: 17 18 In the Office Action mailed December 28, 2007, Claims 1-3, 5-6, 8, and 10-11 were 19 allowed and Claims 14-16 were rejected. Please enter the following amendments and consider 20 the following remarks. 21 Amendments to the claims begin on page 2 of this response. Remarks begin on page 7 of 22 this response. 23

24

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 2 of 7

Examiner: Phung M. Chung Art Unit: 2117

1 2 **Claim Amendments** 3 4 Please cancel claims 14-16 without prejudice. 5 6 Claim 1. (previously presented) A single chip memory comprising: 7 (a) a memory array; 8 (b) a processor; 9 (c) a processor RAM memory; 10 (d) a multiplexor; 11 12 whereas: 13 (a) said processor is connected to said processor RAM memory and said multiplexor; 14 (b) said memory array is also connected to said multiplexor; 15 (c) said memory array is a read/write memory; 16 17 whereby: 18 (a) said multiplexor controls and arbitrates access between said memory array, said 19 processor, said processor RAM memory, and a user's system; 20 (b) said user's system uses said multiplexor to store a program into said processor RAM 21 memory; 22 (c) said processor uses said program in said processor RAM memory to test said memory 23 array; and 24 25 whereas said program is an algorithmic test program. 26 27 Claim 2. (previously presented) The single chip memory of claim 1 further comprising a non-28 volatile memory connected to said processor, said processor RAM memory, and said 29 mulitiplexor. 30 31 Claim 3. (previously presented) The single chip memory of claim 1 further comprising a 32 programmable clock connected to said processor.

Sheet 3 of 7 Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005

Examiner: Phung M. Chung Art Unit: 2117

1 2 Claim 4. (canceled)

- 4 Claim 5. (previously presented) The single chip memory of claim 1 whereby said program is
- 5 also used by said processor to perform one or more functions selected from a group comprising
- 6 data pattern matching, moving data, graphics primitives, data encryption, and data decryption.

7

3

- 8 Claim 6. (previously presented) A single chip memory comprising:
- 9 (a) a memory array;
- 10 (b) a processor;
- 11 (c) a processor RAM memory;
- 12 (d) a multiplexor;
- 13 (e) a non-volatile memory;

14

- 15 whereas:
- 16 (a) said processor is connected to said processor RAM memory, said multiplexor, and said
- 17 non-volatile memory;
- 18 (b) said memory array is also connected to said multiplexor;
- 19 (c) said memory array is a read/write memory;

20

- 21 whereby:
- 22 (a) said multiplexor controls and arbitrates access between said memory array, said
- 23 processor, said processor RAM memory, said non-volatile memory, and a user's system;
- 24 (b) said user's system uses said multiplexor to store a program into said processor RAM
- 25 memory;
- 26 (c) said processor uses said program in said processor RAM memory to test said memory
- 27 array;
- 28 (d) said processor uses said non-volatile memory to store the results of said program in said
- 29 processor RAM memory used to test said memory array; and

30

31 whereas said program is an algorithmic test program.

32

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 4 of 7 Examiner: Phung M. Chung Art Unit: 2117

1 2 Claim 7. (canceled) 3 Claim 8. (previously presented) The single chip memory of claim 6 further comprising a 4 5 programmable clock connected to said processor. 6 7 Claim 9. (canceled) 8 9 Claim 10. (previously presented) The single chip memory of claim 6 whereby said program is 10 also used by said processor to perform one or more functions selected from a group comprising 11 data pattern matching, moving data, graphics primitives, data encryption, and data decryption. 12 13

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 5 of 7 Examiner: Phung M. Chung Art Unit: 2117

1 2 Claim 11. (previously presented) A single chip memory comprising: 3 (a) a memory array; 4 (b) a processor; 5 (c) a processor RAM memory; 6 (d) a multiplexor; 7 (e) a non-volatile memory; 8 (f) a programmable clock; 9 10 whereas: 11 (a) said processor is connected to said processor RAM memory, said multiplexor, and said 12 non-volatile memory; 13 (b) said memory array is also connected to said multiplexor; 14 (c) said memory array is a read/write memory; 15 (d) said programmable clock is connected to said processor; 16 17 whereby: 18 (a) said multiplexor controls and arbitrates access between said memory array, said 19 processor, said processor RAM memory, said non-volatile memory, and a user's system; 20 (b) said user's system uses said multiplexor to store a program into said processor RAM 21 memory; 22 (c) said processor uses said program in said processor RAM memory to test said memory 23 array; 24 (d) said processor uses said non-volatile memory to store the results of said program in said 25 processor RAM memory used to test said memory array; and 26 27 whereas said program is an algorithmic test program. 28 29 Claim12. (canceled) 30

31

Claim13. (canceled)

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 6 of 7 Examiner: Phung M. Chung Art Unit: 2117

Claim 14. (canceled)
Claim 15. (canceled)

6 Claim 16. (canceled)

5

7

Sheet 7 of 7 Jed Margolin

Serial Number: 11/130,939 Examiner: Phung M. Chung Filed: 05/17/2005 Art Unit: 2117

1	<u>REMARKS</u>
2	
3	In the Office Action mailed December 28, 2007, Claims 1-3, 5-6, 8, and 10-11 were allowed and
4	Claims 14-16 were rejected.
5	
6	Applicant has canceled Claims 14-16 and therefore submits that the application as amended is in
7	condition for allowance.
8	
9	Respectfully submitted,
10	
11	/Jed Margolin/ Date: January 24, 2008
12	Jed Margolin
13	
14	
15	Jed Margolin
16	1981 Empire Rd.
17	Reno, NV 89521-7430
18	(775) 847-7845
19	
20	
21	

22

Electronic Acknowledgement Receipt			
EFS ID:	2760557		
Application Number:	11130939		
International Application Number:			
Confirmation Number:	4359		
Title of Invention:	Memory with integrated programmable controller		
First Named Inventor/Applicant Name:	Jed Margolin		
Customer Number:	23497		
Filer:	Jed Margolin		
Filer Authorized By:			
Attorney Docket Number:			
Receipt Date:	24-JAN-2008		
Filing Date:	17-MAY-2005		
Time Stamp:	13:58:45		
Application Type:	Utility under 35 USC 111(a)		

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

Document Number	Document Description	File Name	File Size(Bytes) /Message Digest	Multi Part /.zip	Pages (if appl.)
1		Mipc soar.pdf	39616	ves	7
'		iviipc_soar.pui	7a98fc3ffa393bc2115b5c33837779bb4 7d0995e	yes	,

	Multipart Description/PDF files in .zip description				
	Document Description	Start	End		
	Amendment After Final	1	1		
	Claims	2	6		
	Applicant Arguments/Remarks Made in an Amendment	7	7		
Warnings:		1	1		

Information:

Total Files Size (in bytes): 39616

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875							Α	Application or Docket Number 11/130,939			ing Date 17/2005	To be Mailed
APPLICATION AS FILED – PART I (Column 1) (Column 2)						SMALL ENTITY 🛛					HER THAN ALL ENTITY	
	FOR NUMBER FILED			NUMBER EXTRA			RATE (\$)	FEE (\$)		RATE (\$)	FEE (\$)	
	BASIC FEE (37 CFR 1.16(a), (b),	or (c))	N/A		N/A			N/A			N/A	
	SEARCH FEE (37 CFR 1.16(k), (i),	or (m))	N/A	N/A		N/A		N/A			N/A	
	EXAMINATION FE (37 CFR 1.16(o), (p),	EE or (q))	N/A		N/A			N/A			N/A	
	ΓAL CLAIMS CFR 1.16(i))		minus 20 =		*			x \$ =		OR	x \$ =	
	EPENDENT CLAIM CFR 1.16(h))	S	minus 3 =		*			x \$ =			x \$ =	
	APPLICATION SIZE (37 CFR 1.16(s))	sheris \$3 add	If the specification and dr. sheets of paper, the appli is \$250 (\$125 for small er additional 50 sheets or fra 35 U.S.C. 41(a)(1)(G) and			oplication size fee due I entity) for each fraction thereof. See						
	MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))											
* If	* If the difference in column 1 is less than zero, enter "0" in column 2.						TOTAL			TOTAL		
	APPLICATION AS AMENDED - PART II (Column 1) (Column 2) (Column 3)							SMALL ENTITY		OTHER THAN OR SMALL ENTITY		
AMENDMENT	01/24/2008	CLAIMS REMAINING AFTER AMENDMENT		HIGHES NUMBE PREVIO PAID FO	R DUSLY	PRESENT EXTRA		RATE (\$)	additional Fee (\$)		RATE (\$)	ADDITIONAL FEE (\$)
Ĭ	Total (37 CFR 1.16(i))	* 8	Minus	** 20		= 0		X \$25 =	0	OR	x \$ =	
lН	Independent (37 CFR 1.16(h))	* 3	Minus	***4		= 0		X \$105 =	0	OR	x \$ =	
Ĭ	Application Size Fee (37 CFR 1.16(s))											
	FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									OR		
								TOTAL ADD'L FEE	0	OR	TOTAL ADD'L FEE	
		(Column 1)		(Colur	mn 2)	(Column 3)						
		CLAIMS REMAINING AFTER AMENDMENT		HIGH NUM PREVIO PAID	BER DUSLY	PRESENT EXTRA		RATE (\$)	ADDITIONAL FEE (\$)		RATE (\$)	ADDITIONAL FEE (\$)
	Total (37 CFR 1.16(i))	*	Minus	**		=		x \$ =		OR	x \$ =	
AMENDMENT	Independent (37 CFR 1.16(h))	*	Minus	***		=		x \$ =		OR	x \$ =	
Ш	Application Size Fee (37 CFR 1.16(s))											
AM	FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									OR		
							• '	TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	
** If	* If the entry in column 1 is less than the entry in column 2, write "0" in column 3. ** If the entry in column 1 is less than the entry in column 2, write "0" in column 3. Legal Instrument Examiner: Debra R. Wyatt *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3". The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.											

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS

ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
11/130,939	05/1	7/2005 .	Jed Margolin	4359			
23497 JED MARGO	7590 12/28/2007 L.IN			EXAMINER			
1981 EMPIRE	E ROAD			CHUNG, PHUNG M			
RENO, NV 89	RENO, NV 89521-7430			ART UNIT	PAPER NUMBER		
				2117			
				MAIL DATE	DELIVERY MODE		
				12/28/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)					
	11/130,939	MARGOLIN, JED					
Office Action Summary	Examiner	Art Unit					
-	Phung My Chung	2117					
The MAILING DATE of this communication app							
Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1) Responsive to communication(s) filed on 20 Se	eptember 2007.						
,							
•	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) ☐ Claim(s) 1-3,5,6,8,10,11 and 14-16 is/are pend 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) 1-3, 5-6, 8 and 10-11 is/are allowed. 6) ☐ Claim(s) 14-16 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.						
Application Papers							
9) The specification is objected to by the Examine		Examiner					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some color None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) Notice of References Cited (PTO-892)	4) Interview Summary Paper No(s)/Mail D						
Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal F						

11/130,939 Art Unit: 2117

DETAILED ACTION

Claim Rejections - 35 USC § 101

1. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

2. Claims 14-16 are rejected under 35 U.S.C. 101 because the claim is merely recite the steps of:

Providing a memory array;

Providing a processor;

Providing a processor RAM memory; and

Providing a multiplexor. These method steps do not provide any useful result.

Therefore, these claims are directed to non-statutory subject matter.

Claim Rejections - 35 USC § 112

3. Claims 14-16 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As per claim 14, lines 1-2, the preamble of the claim is "a method for providing a self testing single chip memory" but there isn't any step for providing a self testing of a single chip memory in the body of the claim.

As per claims 14-16, these method claims are also rejected because they dependent upon the rejected base claim.

4. Claims 1-3, 5-6, 8 and 10-11 are allowable.

Application/Control Number:

11/130,939 Art Unit: 2117

- 5. Applicant's arguments with respect to claims1-3, 5-6, 8, 10-11 and 14-16 have been considered but are most in view of the new ground(s) of rejection.
- 6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Phung My Chung whose telephone number is 571-272-3818. The examiner can normally be reached on Monday to Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis-Jacques can be reached on 571-272-6962. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number:

11/130,939 Art Unit: 2117

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Phung Ny Chung

Primary Patent Examiner

Art Unit 2117

Notice of References Cited Application/Control No. 11/130,939 Examiner Phung My Chung Applicant(s)/Patent Under Reexamination MARGOLIN, JED Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-5,819,087	10-1998	Le et al.	713/2
	В	US-			
	С	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Z					
	0					
	Р					
	Q					
	R					
	S					
	٢					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	V	
	w	
	×	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Ind	ex	of	C	lai	ms



Application/Control No.

11/130,939

Examiner

Applicant(s)/Patent under Reexamination

MARGOLIN, JED

Art Unit

Phung My Chung

2117

7	Rejected
	Allowed

(Through numeral) Cancelled

Restricted

Z	Non-Elected
1	Interference

Appeal Α 0 Objected

		·																		
Cla	aim	Date						Claim Da			Date	е								
Final	Original	12/26/07										Final	Original							
	1	=											51							
	2	=											52							
	3	=			L	L							53							
	4	Ŀ							_				54	\perp						L
	5	=								L			55					<u> </u>		L
	6	=							_				56	\perp						L
	7	<u>-</u>				<u> </u>			<u> </u>				57	_	_				_	
	8	=	L	_	<u> </u>				<u></u>	<u> </u>			58		丄			L		L
	9	Ŀ	L	<u> </u>	L	L		<u> </u>					59							L
<u></u>	10	=	_	_	_				<u> </u>	_			60				_	L	_	Ļ
	11	=		_	L.	L.	<u> </u>	_	<u> </u>	ļ			61		\perp		L	L	_	L
	12	<u> •</u>			L	L	L	<u> </u>		L			62		\perp	_	<u> </u>	_		L
	13	<u> </u>		ļ	ļ			_	<u> </u>	_			63		4-			_	ļ	L
	14	٧		_	_			<u> </u>	<u> </u>	_			64		4	┷	_	_	_	L
	15	٧	_	<u> </u>	<u> </u>	<u> </u>		<u> </u>		_			65	_	_	_		_		L
<u> </u>	16	V		_	<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>			66		+	+-	┝	<u> </u>	<u> </u>	╀
	17		<u> </u>		_			<u> </u>	_				67	_	4	—	<u> </u>	<u> </u>	<u> </u>	╀
-	18	<u> </u>	<u> </u>	_	<u> </u>	_		_	<u> </u>	_			68		- -		<u> </u>	<u> </u>	<u> </u>	Ļ
	19		_		-	ļ	-		<u> </u>	<u> </u>			69		-					╄
	20	<u> </u>		_	<u> </u>	_		<u> </u>	<u> </u>	_			70		-	—	-	<u> </u>	_	╀
ļ	21		_	_	<u> </u>	_	_	<u> </u>	<u> </u>	<u> </u>			71		+	+	-	_	_	╀
<u> </u>	22	-			<u> </u>			_	<u> </u>	-			72				-		-	╀
<u> </u>	23	<u> </u>	_		⊢			<u> </u>	_	<u> </u>			73		- -		├-			╀
<u> </u>	24	\vdash	_	<u> </u>	<u> </u>	<u> </u>		-	 —	 			74	-	_	+	┝	-	├-	╀
<u> </u>	25	 	<u> </u>	-	├	 	-	⊢	-	-			75					-	H	⊦
<u> </u>	26		-	 -		<u> </u>	<u> </u>	├	\vdash	\vdash			76 77	\dashv			├	-	 	╀
	27 28	-		-	<u> </u>	 		⊢	⊢	\vdash			78				┝		⊢	╀
	29	-		 			 		 	-			79	-	+	+	-	 	├	⊦
	30	├			-	├	-	├	\vdash	\vdash			80	\dashv	+	+	├		 	┝
	31	\vdash	-	-	-	_		H					81			╂	┢		⊢	┝
	32	-			 		├─	├─	\vdash	\vdash	i		82	\dashv	+	1	\vdash	 	├	╁
	33	├		┢	-	-		-	\vdash	-			83	+	+-	╁	┢	├-	├	t
	34	 	-	-	-	-	-	\vdash	\vdash				84			+-	 	╌	-	╁
	35	1—	-		\vdash	\vdash	-	-	\vdash				85	\dashv	+	+	\vdash	\vdash	_	t
	36	 	-	\vdash	-	-			-	-			86	\dashv	\dashv	+	╁	\vdash	\vdash	╁
-	37	\vdash			-	-		-	-	-			87	\dashv	_	+-	-	 	 	╁
-	38	Н	\vdash					\vdash	 	 	1		88	\dashv	+	+	\vdash		\vdash	t
	39	┢	 	\vdash	-	-	 	\vdash					89	\dashv	\dashv	\dagger	t^-	\vdash	\vdash	t
	40	1	 	 	-	Ι	 		 	 			90	\dashv	+	+	\vdash	\vdash	\vdash	t
	41	\vdash	<u> </u>	\vdash	\vdash	┢		\vdash	 				91	\dashv	+	+	\vdash		\vdash	t
	42	\vdash			\vdash	\vdash		\vdash	Н				92		+	\top	t		\vdash	t
	43			 	 	\vdash	<u> </u>	H					93	\dashv	+	\dagger		\vdash		t
	44	<u> </u>	T	 	⇈		I		Н	 			94	\dashv	\top	1	1	T	\vdash	t
	45	Ë	<u> </u>	 	\vdash	\vdash		T	\vdash	I			95	1	十	1	T		Т	T
	46	\vdash						\vdash	 	 			96	_	+	-			Т	T
	47	Г	T	\vdash	\vdash			Т	ऻ				97	\dashv		1	T		Г	t
	48			 	\vdash								98	\dashv	\top	1				T
	49	 	Г	Г	Ι_	Г		Г					99	\dashv	+	1	T	\vdash	\vdash	T
	50	Г		<u> </u>	Г								100	\dashv	十	1	T			T
			Щ.	Ц.				٠			ו נ							<u> </u>		_

Cla	aim	Date								
ā	Original									
Final	Ē			l						
ļ	0			ĺ						
	51			\vdash		Г				
	51 52			-	-					
_	53		\vdash	┢┈		П				
	54									
	54 55			\vdash		_				
	56	_		 		-				
	56 57	_	_	┢═		-	_			
	58									
—	58 59			\vdash		П				
—	60	-					-			
\vdash	61			\vdash	\vdash	_		_	_	
	62			H		\vdash		_		\vdash
	63	H		\vdash	\vdash	\vdash	H	\vdash	Н	⊢
-	64			 -				-	-	-
	64 65 66		\vdash	 	\vdash	\vdash	\vdash		Н	Н
-	66		\vdash	\vdash	\vdash	\vdash	H		\vdash	\vdash
	67									
	68				\vdash	H	\vdash			
\vdash	60		-	<u> </u>	-	-	<u> </u>		_	
-	69 70 71	_	-			-				
	70		-			<u> </u>		_		
-	72	_	<u> </u>	_		<u> </u>	_	_	\vdash	\vdash
-	72		<u> </u>	-		-		-	-	
	72 73 74	_				 	<u> </u>	-		
	74		_			_	_	_	_	
	75 76									<u> </u>
	76		<u> </u>			<u> </u>				_
<u> </u>	77					_			-	<u> </u>
<u> </u>	78 79		<u> </u>			<u> </u>	<u> </u>			<u> </u>
<u> </u>	79	_	<u> </u>		<u> </u>	-		_	_	
	80		 -			_		_	_	_
	81 82		<u> </u>			<u> </u>			_	ļ
	82		<u> </u>			<u> </u>	<u> </u>	_	_	
	83 84	<u> </u>	ļ	<u> </u>		<u> </u>	<u> </u>	<u> </u>	<u>-</u>	<u> </u>
	84		<u> </u>	<u> </u>	\vdash	<u> </u>	<u> </u>	L	<u> </u>	<u> </u>
	85	<u> </u>	<u> </u>	_	<u> </u>	 	<u> </u>	L-!	<u> </u>	ļ
	86	_	<u> </u>						<u> </u>	
	87	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>
	88	_	<u> </u>		lacksquare	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>
	89	<u> </u>	_	_	\vdash		<u> </u>	<u> </u>	ļ	<u> </u>
<u></u>	90	<u> </u>	<u> </u>	_	\vdash	<u> </u>	<u> </u>	L	<u> </u>	\vdash
	91	L	<u> </u>	<u> </u>	Щ		<u> </u>		L	_
L	92	<u> </u>	<u> </u>	<u> </u>	_			L	L_	_
	93	<u> </u>	<u> </u>	<u> </u>	Щ		<u> </u>		<u> </u>	<u> </u>
	94	L_	<u> </u>	<u> </u>		<u> </u>	<u> </u>	L	<u> </u>	<u> </u>
L	95	L	<u> </u>	L_		<u> </u>				
<u></u>	96		L		<u> </u>	<u> </u>		Ш		
	97		Щ	L.	Ш	<u> </u>	<u> </u>		<u> </u>	<u> </u>
<u></u>	98		<u> </u>						L_	<u> </u>
	99			L			_			<u></u>
	100		i							

Cli	aim	Date								
Final	Original									
🛅	rig									
	101									
	102									
	103								_	
	101 102 103 104 105 106 107									Ш
	105					_	_			Щ
	106				\Box					Щ
	107			L						Ц
	108			<u> </u>						Ш
ļ	109			_						Ш
<u></u>	110			L						\vdash
<u> </u>	111	<u> </u>	Щ.	\vdash		\vdash	<u> </u>	H	\vdash	\vdash
<u> </u>	112			-					_	\vdash
<u> </u>	113	_		\vdash			-	<u> </u>	\vdash	Н
<u> </u>	114	_					-	-		Н
 	115	-		\vdash	-		<u> </u>	\vdash	\vdash	dash
\vdash	109 110 111 112 113 114 115 116 117 118							\vdash	\vdash	Н
	110	\vdash		-	\vdash	\vdash	<u> </u>	\vdash	├─	$\vdash\vdash$
_	110	\vdash	_	-			-	├─	\vdash	\vdash
	120		Η.	-		-	-		-	\dashv
_	121		_		\vdash		\vdash	\vdash	\vdash	\dashv
	122		\vdash				\vdash		\vdash	
	123	H		-	-	_	-			Н
	124			\vdash			-			H
	125	_				-				П
	120 121 122 123 124 125 126 127 128 129 130 131	\Box		Т						П
	127									П
	128									
	129									
	130									
	131									
	132									
	133					L				
	134 135				<u></u>			L	_	
	135			L.	<u></u>		<u> </u>	_		Щ
	136					_				
	137			<u> </u>			_	<u> </u>	_	
	137 138 139	<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>	-	-	\vdash
	139	<u> </u>	-		<u> </u>	L	<u> </u>		-	$\vdash\vdash$
<u> </u>		 	<u> </u>	├-			<u> </u>	\vdash	\vdash	\vdash
	141 142	 	-	⊢	 	 	\vdash	\vdash	 	\vdash
<u> </u>	143	 		\vdash	 -		\vdash	\vdash	H	\vdash
	144	<u> </u>	-		-		 	├		$\vdash\vdash$
	145	\vdash		\vdash	-	\vdash	-	\vdash	\vdash	H
	146	 	<u> </u>		├─		\vdash	\vdash	\vdash	$\vdash \vdash$
 	147	-	 	\vdash		\vdash	 	\vdash	\vdash	
	148	\vdash	\vdash	\vdash	<u> </u>		\vdash	\vdash	\vdash	\vdash
	149	<u> </u>	-	 	 		H		_	H
-	150	Ι			T		Г		Г	М
						_				

Search Notes

Application/Control No.	Applicant(s)/Patent under Reexamination MARGOLIN, JED					
11/130,939						
Examiner	Art Unit					
Phung My Chung	2117					

SEARCHED									
Class	Subclass	Date	Examiner						
		s							
		in the second							
	,		•						
			,						

TNI	INTERFERENCE SEARCHED									
Class	Subclass	Date	Examiner							
	1									

SEARCH NOTES (INCLUDING SEARCH STRATEGY)				
	DATE	EXMR		
Updated EAST 714I/718, 46;; 365/200, 201 see print out.	12/25/2007	РМС		



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS P.O. Box 1450 Abcandria, Vriginia 22313-1450 www.united.com

Bib Data Sheet

CONFIRMATION NO. 4359

SERIAL NUMBE 11/130,939	R	FILING OR 371(c) DATE 05/17/2005 RULE	C	CLASS 714	GROI	UP ART UNIT 2117		_	ATTORNEY OCKET NO.
This appln o	OATA claims LICA		**** NO	2004 ne pro	ENTITY	**			
Foreign Priority claimed 35 USC 119 (a-d) conditions yes no Met after Met Allowance Verified and Acknowledged Examiner's Signature Initials			·	STATE OR COUNTRY CA				MS	INDEPENDENT CLAIMS 4
ADDRESS 23497 TITLE			<u>, , , , , , , , , , , , , , , , , , , </u>					·	
	rated	programmable contro	oller						
RECEIVED	lo	Authority has been g to charge/cr for following	edit DEF	aper POSIT ACCOU	INT	1.1 time)	6 Fees (7 Fees (8 Fees ((Proc	essing Ext. of

11/130,939

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	0	(single chip memory AND processor AND processor RAM memory AND multiplexor AND memory array AND read/write memory AND test program AND non-volatile memory AND programmable clock).clm.	US-PGPUB; USPAT; USOCR	ADJ	ON	2007/12/26 14:40

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	705523	RAM or read-only memory or processor RAM memory	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:48
L2	190183	memory array or memory cell\$1	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:48
L3	1212317	processor	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:49
L4	4768478	multiplexer or controller or MUX or selector or switch or gate	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:49
L5	284178	user system or user interface	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:50
L6	14802	test program	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB		ON	2007/12/25 19:50
L7	2040	I6 and I5	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	·	ON	2007/12/25 19:50

L8	1495	17 and 13	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:50
L9	112	I8 and I2	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:50
L10	863	I8 and I1	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:50
L12	86	I9 and I1	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:51
L13	81	l4 and l12	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:52
L14	172352	nonvolatile memory or non-volatile memory	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:52
L15	62	I13 and I14	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:52

L16	764779	single memory chip or memory chip or integrated circuit	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:53
L17	61	115 and 116	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:54
L19	27023	714/718 or 714/799 or 714/46 or 714/? or 365/200 or 365/201	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:58
L20	2	l17 and l19	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/12/25 19:58

Jed Margolin Sheet 1 of 88

Serial Number: 11/130,939 Examiner: Phung M. Chung Filed: 05/17/2005 Art Unit: 2117

1	IN THE UNITED STATES PA	TENT AND TRADEMARK OFFICE
2		
3		
4	In re Application of Jed Margolin	
5	Serial No.: 11/130,939	Examiner: Phung M. Chung
6	Filed: 05/17/2005	Art Unit: 2117
7	For: MEMORY WITH INTEGRATED PRO	GRAMMABLE CONTROLLER
8		
9 10 11 12 13	Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450	
14	<u>AMENDMEN</u>	TS AND RESPONSE
15		
13		
16	Dear Sir:	
	Dear Sir:	
16		ed June 25, 2007, please enter the following
16 17		
16 17 18	In response to the Office Action mail	•
16 17 18 19	In response to the Office Action mail amendments and consider the following rem	•
16 17 18 19 20	In response to the Office Action mail amendments and consider the following rem	arks.
16 17 18 19 20 21	In response to the Office Action mail amendments and consider the following rem Amendments to the claims begin on	arks.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 2 of 88

Examiner: Phung M. Chung Art Unit: 2117

1	Claim Amendments
2	
3	Please cancel claims 4, 7, 9, 12, and 13 without prejudice.
4	
5	Claims 1, 2, 3, 5, 6, 8, 10, 11, 14, 15, and 16 are amended as follows. No new matter is added as
6	a result of the claim amendments.
7	
8	Claim 1. (currently amended) A single chip memory comprising:
9	(a) a memory array;
10	(b) a processor;
11	(c) a processor RAM memory;
12	(d) a multiplexor;
13	
14	whereas said multiplexor controls and arbitrates access between said memory array, said
15	processor, said processor RAM memory, and a user's system.
16 17	whereas:
18	(a) said processor is connected to said processor RAM memory and said multiplexor;
19	(b) said memory array is also connected to said multiplexor;
20	(c) said memory array is a read/write memory;
21	
22	whereby:
23	(a) said multiplexor controls and arbitrates access between said memory array, said
24	processor, said processor RAM memory, and a user's system;
25	(b) said user's system uses said multiplexor to store a program into said processor RAM
26	memory;
27	(c) said processor uses said program in said processor RAM memory to test said memory
28	array; and
29	
30	whereas said program is an algorithmic test program.
31	

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 3 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 Claim 2. (currently amended) The single chip memory of claim 1 further comprising a non-

- 2 volatile memory connected to said processor, said processor RAM memory, and said
- 3 <u>mulitiplexor</u>.

4

- 5 Claim 3. (currently amended) The single chip memory of claim 1 further comprising a
- 6 programmable clock connected to said processor.

7

8 Claim 4. (canceled)

9

- 10 Claim 5. (currently amended) The single chip memory of claim 1 whereby said multiplexor is
- 11 used to load said processor RAM memory with a program is also used by said processor to
- 12 perform one or more functions selected from a group comprising data pattern matching, moving
- data, graphics primitives, data encryption, and data decryption.

14

15

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 4 of 88

Examiner: Phung M. Chung Art Unit: 2117

Claim 6. (currently amended) A single chip memory comprising: 1 2 (a) a memory array; 3 (b) a processor; 4 (c) a processor RAM memory; 5 (d) a multiplexor; 6 (e) a non-volatile memory; 7 8 whereas said multiplexor controls and arbitrates access between said memory array, said 9 processor, said processor RAM memory, and a user's system; and 10 11 whereby said multiplexor is used to load said processor RAM memory with a program used 12 by said processor. 13 14 whereas: 15 (a) said processor is connected to said processor RAM memory, said multiplexor, and said 16 non-volatile memory; 17 (b) said memory array is also connected to said multiplexor; 18 (c) said memory array is a read/write memory; 19 20 whereby: 21 (a) said multiplexor controls and arbitrates access between said memory array, said 22 processor, said processor RAM memory, said non-volatile memory, and a user's system; 23 (b) said user's system uses said multiplexor to store a program into said processor RAM 24 memory; 25 (c) said processor uses said program in said processor RAM memory to test said memory 26 array; (d) said processor uses said non-volatile memory to store the results of said program in said 27 28 processor RAM memory used to test said memory array; and 29 30 whereas said program is an algorithmic test program. 31 32 33 Claim 7. (canceled)

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 5 of 88

Examiner: Phung M. Chung Art Unit: 2117

Claim 8. (currently amended) The single chip memory of claim 6 further comprising a 1 2 programmable clock connected to said processor. 3 4 Claim 9. (canceled) 5 6 Claim 10. (currently amended) The single chip memory of claim 6 whereby said program is 7 also used by said processor used to perform one or more functions selected from a group 8 comprising data pattern matching, moving data, graphics primitives, data encryption, and data 9 decryption. 10 11 Claim 11. (currently amended) A single chip memory comprising: 12 (a) a memory array; 13 (b) a processor; 14 (c) a processor RAM memory; 15 (d) a multiplexor; 16 (e) a non-volatile memory; 17 (f) a programmable clock; 18 19 whereas said multiplexor controls and arbitrates access between said memory array, said 20 processor, said processor RAM memory, and a user's system; and 21

21 22

whereby said multiplexor is used to load said processor RAM memory with a program used

by said processor to test said memory array.

2425

whereas:

26 (a) said processor is connected to said processor RAM memory, said multiplexor, and said

27 non-volatile memory;

28 (b) said memory array is also connected to said multiplexor;

(c) said memory array is a read/write memory;

(d) said programmable clock is connected to said processor;

31

30

Jed Margolin Filed: 05/17/2005 Sheet 6 of 88

Serial Number: 11/130,939 Examiner: Phung M. Chung Art Unit: 2117

1	whereby:
2	(a) said multiplexor controls and arbitrates access between said memory array, said
3	processor, said processor RAM memory, said non-volatile memory, and a user's system;
4	(b) said user's system uses said multiplexor to store a program into said processor RAM
5	memory;
6	(c) said processor uses said program in said processor RAM memory to test said memory
7	array;
8	(d) said processor uses said non-volatile memory to store the results of said program in said
9	processor RAM memory used to test said memory array; and
10	
11	whereas said program is an algorithmic test program.
12	
13	Claim12. (canceled)
14	
15	Claim13. (canceled)
16	
17	Claim 14. (currently amended) A method for providing a self-testing single chip memory
18	comprising the steps of:
19	(a) providing a memory array;
20	(b) providing a processor;
21	(c) providing a processor RAM memory;
22	(d) providing a multiplexor;
23 24	whereas said multiplexor controls and arbitrates access between said memory array, said
25	processor, said processor RAM memory, and a user's system; and
26	
27	whereby said multiplexor is used to load said processor RAM memory with a program used
28	by said processor to test said memory array.
29 30	whereas:
31	(a) said processor is connected to said processor RAM memory and said multiplexor;
32	(b) said memory array is also connected to said multiplexor;

1 (c) said memory array is a read/write memory; 2 3 whereby: 4 (a) said multiplexor controls and arbitrates access between said memory array, said processor, said processor RAM memory, and a user's system; 5 6 (b) said user's system uses said multiplexor to store a program into said processor RAM 7 memory; 8 (c) said processor uses said program in said processor RAM memory to test said memory 9 array; and 10 whereas said program is an algorithmic test program. 11 12 13 Claim 15. (currently amended) The method for providing a self-testing single chip memory of claim 14 further comprising the step of providing a non-volatile memory connected to said 14 15 processor, said processor RAM memory, and said multiplexor. 16 17 Claim 16. (currently amended) The method for providing a self-testing single chip memory of 18 claim 14 further comprising the step of providing a programmable clock connected to said 19 processor. 20

Serial Number: 11/130,939

Examiner: Phung M. Chung

Filed: 05/17/2005

Art Unit: 2117

Jed Margolin

21

Sheet 7 of 88

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 8 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 <u>REMARKS</u>

Section 1. Prior Art cited against Applicant

5 Before addressing the Examiner's specific rejections it will be useful to discuss the prior art cited

6 against the Applicant.

1. U.S. Patent 4,194,113 Method and Apparatus For Isolating Faults in a Logic Circuitry,

9 issued March 18, 1980 to Fulks et al. ("Fulks").

11 From Column 6, lines 3 - 6:

The digital tester of the invention, hereinafter referred to as the "PSP" (portable service processor), is a processor-oriented portable tester especially suited to testing printed circuit boards. It is a digital logic circuit tester that can detect and isolate faults on digital printed circuit boards.

From Column 6, lines 29 - 38:

The complete PSP unit 10 is shown in FIG. 1A. A printed circuit board 18 being tested by the PSP is connected into edge connector 19 (printed circuit boards under test are referred to hereinafter as "boards under test".) It should be noted that various devices in board 18 are labeled by letters; such labeling permits the PSP to instruct the operator as to which nodes to probe during the fault isolation procedure, subsequently described in detail. Keyboard 12 permits the operator to enter data and commands into the PSP.


From Column 22, lines 40 - 49:

If the board under test does not pass the signature analysis test at each output node, the PSP then goes into an "automatic guided probe" signature analysis testing procedure wherein the display unit informs the operator, on a node by node basis, which node to probe next. The various nodes of the board under test or product under test are identified by any convenient means, such as labeling the components by letters, as shown in FIG. 1A, so that such nodes are readily recognizable by the operator.

Figure 1A, reproduced below, shows the printed circuit board to be tested (18) plugged into the

37 tester.

Examiner: Phung M. Chung Art Unit: 2117



digital printed circuit boards. The computer stores the signatures and other information about the board being tested and starts by performing a go/no-go test through the board's edge connector.

If the board fails, the computer directs the operator where to place a probe to read the signatures

The Fulks patent is for a computer-controlled digital signature analyzer used to isolate faults on

of particular circuit nodes. It then compares the signature of the nodes to the signature of the

same nodes obtained from a known-good printed circuit board.

Fulks uses a separate high-speed processor (HSP 29 in Figure 2) to interface to the printed circuit board's connector. This is succinctly explained in application 05/895,898 (now U.S. Patent 4,196,386 Method and portable apparatus for testing digital printed circuit boards issued April 1, 1980 to Phelps) incorporated by reference in Fulks. In Phelps Column 9, lines 44 – 58:

According to the present invention, a high speed processor (HSP), which is programmable to operate at many times the speed of the comparatively slow main processor is utilized to operate in response to and simultaneously with the main processor to sequentially route data received in parallel format from the main processor to predetermined ones of the 192 driver/sensor circuits. The fast sequential outputting is accomplished by means of a subroutine, referred to herein as an "H" file, in the form of object code for the HSP and stored in the HSP memory. This subroutine defines groups of specific pins of the board under test as "destination busses" and sequentially routes sixteen bit data words each contained in a respective single instruction in the test program to such "destination busses".

In Fulks, we find out that the HSP has a programmable clock. In Column 14, lines 53 - 68:

Still referring to FIG. 5, clock circuit 153 includes a number of conventional counters, registers, flip flops, and some control gating circuitry to produce high speed programmable clock signals utilized to control the operation of the HSP. The range of the cycle times of the programmable clock signals is from 150 nanoseconds to approximately 12.5 microseconds, in 50 nanosecond increments. Clock circuit 153 includes a register which is loaded from

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 10 of 88

Examiner: Phung M. Chung Art Unit: 2117

main bus 27 to determine the programmable cycle time of the HSP. The cycle time of the HSP controls the rate at which PSP 10 switches from one input/output pin to another during the testing of the board under test. Clock circuit 153 may be readily implemented utilizing Texas Instruments 74LS175 latches, 74S74 flip flops, and 74S161 counters as the main components thereof.

The central part of Fulks' invention uses signature analysis. One of the shortcomings of signature analysis is that feedback loops must be broken. From Column 25, lines 16 - 32:

The signature analysis techniques described above "break down" if there is a feedback loop in the digital logic circuitry of the board under test. This is because an error in the response at any node in a digital feedback loop ordinarily propagates very quickly around the loop to produce faulty responses at every node in the loop, making ineffective the simple procedure of tracing along the topology pattern of a device under test until a device is found with a faulty output and all good input. As previously mentioned, all signature analysis techniques have been unsuccessful in isolating faults at nodes which occur within loops and digital circuits. Until the present invention, only expensive "factory testers" which store the entire data stream at every node, and which therefore require very large memory storage capability, have been able to isolate faults within feedback loops in digital circuits.

Fulks solves this problem by storing a smaller data stream. From Column 25, lines 33 - 43:

According to the present invention, a new procedure has been discovered which isolates faults within loops in digital circuits by determining and storing the initial state of each node in the loop and determining and storing the time at which each node in the loop initially failed. The inventive procedure has been found to compare such stored information for boards under test (with digital feedback loops therein) with data from known good boards of the same type to isolate (with a very surprisingly high degree of success) the defective components of the board under test.

Because signature analysis is at the heart of Fulks' invention it is necessary to discuss what signature analysis is.

Signature analysis was developed several decades ago to troubleshoot printed circuit boards containing clocked logic.

Before that, the primary instrument used to troubleshoot printed circuit boards was the oscilloscope. The oscilloscope probe was connected to the various nodes and the user determined whether the signal was correct. For SSI logic this was done by first looking at the inputs and then looking at the output(s). This required knowledge of the SSI part. For larger circuits this required knowledge of how the circuit was supposed to work. The job was made somewhat easier by the

 Jed Margolin
 Serial Number: 11/130,939
 Filed: 05/17/2005
 Sheet 11 of 88

Examiner: Phung M. Chung Art Unit: 2117

development of triggered oscilloscopes with two or more channels and an adjustable delayed

2 sweep.

3

4 Troubleshooting a logic board with an oscilloscope was frequently a painstaking, time-

5 consuming process.

6 7

The alternative was known as shot-gunning, where integrated circuits suspected of being bad

8 were replaced, sometimes on an educated guess, sometimes at random.

9 10

Logic Analyzers were available, which allowed a large number of digitals signals to be captured

11 and displayed.

12 13

From Wikipedia (http://en.wikipedia.org/wiki/Logic_analyzer):

14 15 16

17


A **logic analyzer** displays signals in a digital circuit that are too fast to be observed by a human being and presents it to a user so that the user can more easily check correct operation of the digital system. Logic analyzers are typically used for capturing data in systems that have too many channels to be examined with an oscilloscope. Software running on the logic analyzer can convert the captured data into timing diagrams, protocol decodes,

on the logic analyzer can convert the captured data into timing diagrams, protocol decodes, state machine traces, assembly language, or correlate assembly with source-level software.

19 20

Here is a picture of an HP 1630A Logic Analyzer.

21 22



23 24

The 1630A Logic Analyzer combines four logic analysis functions in one benchtop instrument providing the versatility required in up to 35 bits and timing up to 8 bits. Features timing analysis at 100 MHz to check hardware and status signals; state analysis at 25 MHz to trace program and software flow; performance

25 26

Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 12 of 88 Examiner: Phung M. Chung Art Unit: 2117 Jed Margolin


Examiner: Phung M. Chung Art Unit: 2117

1 2 3 4 5	analysis to optimize code; interactive state/timing analysis to integrate circuits and code. The 1630A can become your single most important tool for logic design, development, and testing. The 1630A has 35 input lines, of which 8 lines may be used for timing analysis. Standard, built-in HP-IB and HP-IL interfaces.
6	The signals could be displayed as digital waveforms, as binary, or as hexadecimal. The analyzer
7	could perform a large number of functions too numerous to list.
8 9	Using a Logic Analyzer required considerable experience. Logic Analyzers were also expensive,
10	which made them rare, especially in the field, which made Signature Analysis more attractive
11 12	An early patent for a Logic Analyzer is U.S. Patent 4,040,025 Logic state analyzer issued
13	August 2, 1977 to Morrill, Jr., et al. (Assignee is The Hewlett Packard Company).
14 15	Signature Analysis was developed to allow trouble shooting to be done in the field with an
16	inexpensive instrument.
17 18	An early patent for Signature Analysis is U.S. Patent 3,976,864 Apparatus and method for
19	testing digital circuits issued August 24, 1976 to Gordon, et al (Assignee is The Hewlett
20	Packard Company).
21 22	From the Abstract:
23 24 25 26 27 28 29 30 31	A device is disclosed which converts a digital signal or bit stream into a digital signature repesentative of the digital signal by means of a feedback shift register. The apparatus may be used to identify and characterize digital signals at various test points in an apparatus for testing purposes. Signatures for digital signals from properly operating circuits can be recorded in a variety of fashions for later comparison with signatures of digital signals from circuits under test. The comparison of the signatures enables a person using the apparatus to determine whether the circuit under test is operating properly and, if it is not, to locate the fault in many instances. The apparatus may also be used to examine digital signals to enable identification of transient errors.
32	In Signature Analysis the data stream from a circuit node is clocked into a Linear-Feedback Shift
33	Register (LFR) during a specified time period selected by a control program. After the time
34	period is over, the contents of the LFR are read out and usually displayed as four non-standard
35	hexadecimal characters called the Signature. This signature is compared to the signature

Examiner: Phung M. Chung Art Unit: 2117

1 produced by known-good hardware. The Signature Analyzer uses only four signals: Clock, Start,

- 2 Stop, and Data (from the node to be tested).
- 3 By using a LFSR, discrepancies in the data stream have a high probability of being detected
- 4 regardless of when they occur or how many occur. See Appendix A, the *Hewlett-Packard*
- 5 **Journal** for May 1977 for a detailed description of Signature Analysis and the HP 5004A, which
- 6 is pictured below.



HP5004A

There are a number of limitations of Signature Analysis which are the tradeoffs for the simplicity of the method which makes it easy to use.

1. In its pure form, feedback loops must be broken. (Fulks adds memory to record the data streams which adds to the cost and complexity of the instrument, both of which are contrary to the spirit of Signature Analysis.)

Breaking a feedback loop generally requires adding a gate to a circuit which usually increases the cost directly or indirectly because of the traces which must be added to the printed circuit board. Adding a gate also increases the propagation time of the circuit, which can reduce the system's performance.

7 8

9 10

13 14

15

16

17

18

19

20

 Jed Margolin
 Serial Number: 11/130,939
 Filed: 05/17/2005
 Sheet 14 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 2. Signature Analysis is only useful for testing circuits that produce a data stream, which makes

- 2 it useless for testing RAM. RAM must be tested by using a variety of data patterns. As taught in
- 3 the application by the present Applicant, this is done algorithmically by following a number of
- 4 steps. See Table 1(a) through Table 1(k) in the present application.

5

- 6 Note that although Signature Analysis can be used to test ROM in a CPU-controlled system it is
- 7 more efficient for the CPU to read the Read-Only Memory locations and perform a Cyclic-
- 8 Redundancy Check (CRC). This produces a checksum which can be compared to the checksum
- 9 of the file data used to program the ROM. It is faster than placing a probe on each data line and it
- doesn't require known-good hardware.

11

- One of the products that used Signature Analysis was the coin-operated video game *Battlezone*
- by Atari, Inc. produced in 1980.

14

- 15 See Appendix B for background on the game, the Signature Analysis instructions on the
- schematics, and sections of the schematics showing some of the signatures.

17

- Battlezone was one of the few games produced by Atari that used Signature Analysis. It wasn't
- worth the cost. Future games used more-robust hardware design and more-comprehensive Built-
- 20 In Self-Test and Diagnostic software.

21

- 22 It should be noted that the present Applicant, Jed Margolin, worked for Atari, Inc. and Atari
- 23 Games Corporation (one of Atari Inc.'s successor companies) from 1979 1992.

24

- 25 Margolin was the Hardware Engineer for the Battlezone project. This makes Margolin a Person
- Having Greater-than-Ordinary Skill in this Art.

27

- 28 It should also be noted that Margolin is the inventor listed on U.S. Patent 4,195,293 **Random dot**
- 29 **generator for raster scan video displays** issued March 25, 1980. The heart of the invention is a
- 30 Linear-Feedback Shift Register. This makes Margolin a Person Having Greater-than-Ordinary
- 31 Skill in this Art, too.

Examiner: Phung M. Chung Art Unit: 2117

2. U.S. Patent 7,155,637 Method and apparatus for testing embedded memory on devices

with multiple processor cores issued December 26, 2006 to Jarboe, Jr. et al. ("Jarboe").

3 4

1

2


From the Abstract:

5 The disclosed method and apparatus enables the testing of multiple embedded memory 6 arrays associated with multiple processor cores on a single computer chip. According to one 7 aspect, the disclosed method and apparatus identifies certain rows and columns within each 8 of the embedded memory arrays that need to be disabled and also identifies certain 9 redundant rows and columns in the embedded memory array to be activated. According to 10 another aspect, the disclosed method and apparatus generates a map indicating where each of the memory failures occurs in each embedded memory array. If the testing process 11 12 determines that the embedded memory array cannot be repaired, then a signal is provided 13 directly to an external testing device indicating that the embedded memory array is non-14 repairable. Similarly, if the testing process determines that the failures in the embedded 15 memory array can be repaired, then a signal is provided directly to an external testing apparatus indicating that the embedded memory array is repairable. Lastly, if no failures are 16 found in an embedded memory array, then a signal is provided to an external testing apparatus indicating that the embedded memory array contains no failures.

17 18 19

20

Here is Jarboe Figure 1:



Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 16 of 88

Art Unit: 2117 Examiner: Phung M. Chung

1 It shows a number of CPUs (processor cores), each with its own memory. The Host uses Data

- 2 Flow Control Unit 115 to communicate with the memories. Data Flow Control Unit 115 is more
- 3 than just a multiplexor, it allows the host to write to all the memories simultaneously.

4

- 5 From Column 2, lines 44 - 50:
- 6 Another aspect of the disclosed method and apparatus is a data flow control unit that
- 7 controls the flow of input and output data to each of the embedded memory arrays. This
- 8 device broadcasts the test program to each of the embedded memory arrays at the same time
- 9 thereby enabling the simultaneous testing of multiple embedded memory arrays.

10

- As noted, each processor has its own memory. CPU 1 (105) can access only Embedded Memory 11
- 12 110. CPU 2 (106) can access only Embedded Memory 111. CPU 3 (107) can access only
- 13 Embedded Memory 112. Additional CPUs such as CPU n (108) can access only the Embedded
- 14 Memory (113) that is associated with it.

15

19

20

21

22

- 16 Although Jarboe consistently refers to the Embedded Memory only as *memory* it is apparent that 17 the memory is a RAM.
- 18 The Background of the invention (Column 1, lines 36 - 42) refers to SRAMs:
 - As is known in the art, a memory cache often accompanies each processor on a chip. This memory cache enables the processor to operate at maximum efficiency by reducing the time required to retrieve data from memory locations outside of the chip. The memory cache associated with a processor is commonly an array of Static Random Access Memory ("SRAM") devices.

23 24 25

2. If the Embedded Memory were ROM the Data Flow Control Unit would not be writing to it and the only test needed would be to verify its contents.

27

26

- 28 As noted above, from Column 2, lines 44 - 50, the test program for each Embedded Memory is
- 29 loaded into the Embedded Memory.

30

31 There is a problem using a processor to test its own memory when it has only that one memory.

- 33 While it is easy to detect errors caused by memory array nodes that are permanently stuck
- 34 ("hard" errors) RAMs are also subject to errors caused by pattern sensitivity, which means that

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 17 of 88

Examiner: Phung M. Chung Art Unit: 2117

the data in one cell can be altered by the pattern of data in other cells ("soft" errors). See 1 2 Appendix C: Semiconductor Memories - A Handbook of Design, Manufacture, and 3 **Application**, Second Edition, by Betty Prince, © 1983, 1991 by John Wiley & Sons, Ltd., pages 4 700 – 708. Note that Ms. Prince is associated with Texas Instruments which is also the Assignee 5 of the Jarboe patent. 6 7 When the memory being tested also contains the test program it is impossible to load the selected 8 test pattern into the entire memory. Otherwise, it will overwrite the test program and the program 9 will crash. As a result, Jarboe's method cannot completely test the embedded memories for 10 pattern sensitivity.

11

Moving the test program to another part of memory while its original location is being tested does not solve the problem. The result is still that the selected memory pattern cannot be written into the entire memory.

15

12

13

14

16 This also applies to memory locations used for storing variables as well as the program stack.

17 This last problem can be handled if the processor has a sufficient number of registers to allow

them to be used for storing variables and if the code is written to not require a program stack (i.e.

19 no subroutines).

20 21

18

An example of where this was done is the *Hard Drivin*' coin-operated game by Atari Games

Corporation, produced in 1988. (See Appendix D)

23

25

29

22

24 The Main Processor is a Motorola 68010 with separate Program ROM and Program RAM. After

a Power-On Reset (or a Hard Reset) the 68010 starts executing the program out of Program

26 ROM. The first thing it does is look at the Self-Test Switch. If the Self-Test switch is not closed

the 68010 starts the game. If the switch is closed the 68010 first calculates the Program ROM

28 checksums and warns the test technician if they are incorrect. The next step is to perform the

Program RAM memory test using a variety of memory test patterns. This is done without the

30 program using the memory it is testing for its own housekeeping. The 68010 contains 16

31 registers. The memory test program uses some of them for storing variables. In order to not use

32 all in-line code for the test program, some of the registers are used as Return Addresses for

33 pseudo-subroutines. When it is desired to call a pseudo-subroutine the return address is written to

Examiner: Phung M. Chung Art Unit: 2117 a register. Then the program jumps to the beginning of the pseudo-subroutine. After the pseudo-1 2 subroutine is done it jumps to the address in the register containing the return address. The use of 3 software macros makes it unnecessary to explicitly code every instruction. 4 5 Even so, the use of pseudo-subroutines is not transparent to the User as is the use of a Program 6 Stack, but it allows the Program RAM to be fully tested. After the Program RAM is verified as 7 Good, then it is available to the Program for use in storing variables and as the Program Stack. 8 9 It should be noted that the current Applicant, Margolin, was the Project Engineer and Hardware

Filed: 05/17/2005

Sheet 18 of 88

Engineer for the Hard Drivin' project. He also specified and wrote most of the Self-Test code.

This makes Margolin a Person Having Greater-than-Ordinary Skill in this Art.

Serial Number: 11/130,939

Jed Margolin

12

 Jed Margolin
 Serial Number: 11/130,939
 Filed: 05/17/2005
 Sheet 19 of 88

Examiner: Phung M. Chung Art Unit: 2117

3. U.S. Patent 6,035,380 Integrated Circuit issued March 7, 2000 to Shelton et al. ("Shelton").

2

- 3 Shelton teaches a single chip processor for use in a smart card. Smart cards are typically used to
- 4 store information representing financial transactions involving money so security is extremely
- 5 important. The programs are typically stored on ROM and use sophisticated encryption methods
- 6 to prevent unauthorized persons from illegally adding money to the card.

7

- 8 Shelton adds an additional non-volatile memory to store programs (such as card games) that can
- 9 be added from third-parties.

10

- Shelton provides an architecture that prevents this third-party software from modifying the
- 12 financial software or from modifying the financial data. This is done by segmenting the memory
- space by using memory paging and prohibiting third-party software from changing the memory
- pages; the instructions that change the memory page (privileged instructions) can only be
- executed from ROM, not from the pages in the non-volatile memory used for third-party
- software. Different third-party programs are on different pages in the non-volatile memory and
- are therefore prevented from interfering with each other.

18 19

- Data is kept in a separate non-volatile memory and is also paged so that financial data cannot be
- 20 modified by third-party software.

21

- 22 Shelton also adds a coprocessor (cryptographic logic unit 1101) used to perform encryption tasks
- in order to offload it from the main (slower) processor.

2425

26

27

28

29

30

31

32

This is Shelton's description of his invention. From the Abstract:

A single chip processor for use in a smart card has a plurality of instruction memory areas and a processor. Different instructions sets are selectively executable in response to a signal defining a memory area from which instructions are supplied. Preferably instruction and data memory areas are addressable as pages, wherein a page address cannot be directly accessed by a subset of instructions. The processor may include a central processing unit and a cryptographic logic unit which operate at different times and share common instruction memory and sequencing logic. Instructions are supplied to said cryptographic logic unit at an integer multiple of the rate at which they are supplied to said central processing unit.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 20 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 Memory Architecture

From Column 8, lines 13 - 17:

An improved memory arrangement for a smart card chip is shown in FIG. 7a. Instructions may be supplied from a privileged instruction memory 702, which is a read only memory area, or from a non-volatile instruction memory 703, which is an electrically erasable read only memory.

But only instructions coming from the ROM are allowed to change the memory page.

From Column 8, lines 30 – 46 (emphasis added):

The privileged instruction memory 702 is a read only memory area, whose contents are defined before the card is manufactured and distributed. The non-volatile instruction memory 703 may have its contents changed after the card has been distributed. For example, instructions may be updated during an interactive session with the terminal 101 shown in FIG. 1, with new instructions supplied from the large computer 107 at a remote site. The central processing unit 701, shown in FIG. 7a, includes a selective instruction decoder 710. The central processing unit has a number of possible instructions, which are referred to as an instruction set. The selective instruction decoder 710 only allows the full set of instructions to be executed from the privileged instruction memory 702. Certain instructions, particularly those which modify or read any of the page registers 715, 717, 719 or 721, are prevented from being used when they are supplied from the non-volatile instruction memory 703.

Note that new software for the financial program may be added to the non-volatile memory but will not be able to execute privileged instructions.

From Column 8, line 59 – column 9 line 13:

A representation of instructions stored in the two instruction memory areas 702 and 703 shown in FIG. 7a, is shown in FIG. 8. Operating system instructions 801 and serial communications instructions 802 are stored in read only memory in the privileged instruction memory 702. Only these instructions have full access to the instruction set, and hence the ability to change the contents of any of the page registers 715, 717, 719 and 721. Third party applications 803 and 804, which may have been received through a transfer at the terminal 101, are unable to access the full instruction set, because they are stored in the non-volatile memory 703.

By preventing a third party application from changing a page register, or jump to an instruction in another memory area, privileged instructions may control the type of operations performed by third party applications. For example: if third party application 803 is stored in a portion or page of non-volatile instruction memory 703 indexed by a particular page register value, it cannot directly read or jump to an instruction in third party application 804, which is stored in a different page of non-volatile instruction memory 703.

Furthermore, page registers 719 and 721 shown in FIG. 7a cannot be directly modified by a third party application.

Examiner: Phung M. Chung Art Unit: 2117

1 2

3

4

5

Memory paging is done using the standard method used for paging memory. From Column 8,

lines 18 - 22 (Referring to Figure 7a):

A page register 715 defines the most significant eight bits of the address supplied to the privileged instruction memory 702, and an offset register defines the least significant eight bits of the address supplied to the privileged instruction memory 702.

6 7 8

9


The privileged instruction memory 702 (ROM) is organized as 512 x 128 bits. Multiplexors

1202, 1203, and 1204 allow the 128-bit very-long words to be selected as 32-bit long words, 16-

bit words, or 8-bit bytes. This is shown in Figure 12 which is reproduced below.

11

10



12 13 14

From Column 12, lines 52 - 65:

15 16

17

18

19

20

21 22 The data from each location in the privileged instruction memory is considered as comprising four lots of thirty-two bit data words, thus forming a type of cache, which are fed to a four way multiplexer 1202. One of these four words is then selected as the output of the multiplexer 1202, according to the two address lines A3 and A2 which are supplied to it. In this way, a thirty-two bit data word may be selected with an access time of fifty nanoseconds, provided the thirty two bit word was already available within the one hundred and twenty-eight bit memory array output. If this is not the case, memory control logic

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 22 of 88

Examiner: Phung M. Chung Art Unit: 2117

circuits automatically insert a wait state into the instruction fetch cycle, such that a different one hundred and twenty-eight bit word may be fetched, which contains the desired thirty-two bit word.

4

- As shown in Figure 12, address bus 1201 is 16 bits (A0 A15). The most significant 12 bits (A4 A15).
- 6 A15) are used to address the ROM. This allows for 4096 very-long-words of 128 bits.
- 7 (Because the ROM contains only 512 very-long-words there is room for growth.)

8

- 9 MUX 1202 uses address bits A2 and A3 to select among four 32-bit long words out of the 128
- 10 data bits coming from ROM 702. (32 * 4 = 128).

11

12 After MUX 1202 the 32-bit long words can be used in different ways.

13

- 14 1). The 32-bit long words from MUX 1202 are divided into bytes and all bytes are sent to
- 15 Instruction Bus 1111.

16

- MUX 1203 uses address bit A1 to further select between two 16-bit words from the 32-bit
- long word selected by MUX 1202.

19

- All 16 bits from MUX 1203 go to MUX 1204 which uses address A0 to select between
- bytes containing bits (0..7) or (8..15). The byte selected by MUX 1204 goes to Instruction
- 22 Bus 1111.

23

- 24 2). The 32-bit long words from MUX 1202 are divided into bytes. All bytes are sent to
- Instruction Bus 1111 but, in addition, the high byte (bits 8..15) is also sent to Data Bus 1110.

26

- MUX 1203 uses address bit A1 to further select between two 16-bit words from the 32-bit
- long word selected by MUX 1202.

29

- All 16 bits from MUX 1203 go to MUX 1204 which uses address A0 to select between
- bytes containing bits (0..7) or (8..15). The byte selected by MUX 1204 goes to Instruction
- 32 Bus 1111.

33

In addition, the high byte (bits 8..15) is also sent to Data Bus 1110.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 23 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 3). The 32-bit long words from MUX 1202 are sent to Microcode Bus 1102 which goes to CLU

2 1101 (the cryptographic logic unit).

Communications

- 5 Shelton's smart card communicates with the outside world through communications terminals
- 6 302, which is a connector with contact pads:

From Column 5, lines 39 - 54:

The card 201 includes communication terminals 302 allowing communication with external devices. In particular, these terminals include a terminal for receiving a two point seven to five point five volt power supply, a ground connection, a clock and a reset connection. These communication terminals 302 consists of flat, gold-plated areas of metal, which are fabricated in accordance with an international standard for smart cards. Thus cards may be interchangeable and facilitate data transfer in accordance with established protocols.

The communication terminals 302 are electrically and bonded on the reverse side single silicon chip which is embedded within the smart card substrate. Only the communication terminals 302 are actually visible on the surface of the smart card, with the rest of the surface typically used for the cardholder's identity, and a company logo.

And from Column 7, lines 15 - 18:

The operating system also communicates with instructions for serial communications 504, which provide the ability to transfer information to and from the outside world via the smart card terminals 302.

See Figure 3 below:





Figure 3

Figure 7A shows that this communications with the outside world goes through central

32 processing unit 701.

Examiner: Phung M. Chung Art Unit: 2117



The question may arise as to who (or what) Shelton considers a User and what he considers a

5 User's System.

6 7

8

- Shelton's User is the person who uses the smart card and the User's System is the equipment that it is connected to through communications terminals 302 (the communications connector).
- 9 Shelton shows two types of equipment that the smart card may be connected to.

10 11

12

- 1). The smart card may be connected to a smart card terminal which is attached to a mainframe computer. From Column 3, lines 61 62:
- Figure 1 shows a smart card terminal, a communications link, and a mainframe computer.

14 15


(In this case the communications link is between the smart card terminal and the mainframe

16 computer.)

17 18

Figure 1 is reproduced below.

Examiner: Phung M. Chung Art Unit: 2117



From Column 4, line 51 – Column 5, line 13 (emphasis added):

A terminal for allowing smart card transactions is shown in FIG. 1. The terminal 101 includes a slot 102 for receiving a smart card, a visual display unit 103 for providing the *smart card user* with options and instructions for use. The *user of the smart card* responds to displayed options and instructions by pressing buttons 104, which are arranged to enable the user to provide numerical and functional input data. A cash slot 105 is provided in the event that *the user* should wish to translate money represented by data stored on the smart card into conventional cash.

The smart card terminal 101 communicates with a large computer 107 via a communications link 106. The computer 107 includes a large amount of data storage capacity in the form of arrays of hard disk drives 108. A computer terminal 109 enables an operator of the computer 107 to control access provided to *smart card users* via the smart card terminal 101. For example, if a smart card is stolen, a computer operator may instruct the computer 107 not to authorise any subsequent transfer of money to the card from the owner's account.

Column 5, lines 4 - 13 (emphasis added):

Smart cards may be used to exchange money tokens using appropriate equipment, such as that shown in FIG. 1. Alternatively, a smaller terminal may be located alongside a supermarket checkout counter, so that a smart card may be used instead of cash. Thus, when paying for goods, the amount of money stored on the smart card is reduced. The terminal shown in FIG. 1 may be used to transfer money from the *user's account*, into the smart card. In this way, the same smart card may be discharged and recharged with amounts of cash, at the *user's convenience*.

2). The smart card may also be used with equipment that allows funds to be transferred between cards.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 26 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 2 From Column 5, lines 14 - 26 (emphasis added):

3

4

5

6

7

8

9

10

12

14

16

18

20

Money may be exchanged directly from one smart card to another using the portable exchange device shown in FIG. 2. The portable hand held exchange device is arranged to receive a first smart card 201 and a second smart card 202. The device includes a keyboard 203 and a display device 204, providing a user interface to allow smart card users to insert their cards into the device and to specify an amount of financial token data to be exchanged between the smart cards, along with an indication of the direction of exchange. In addition, the device may also be used by the respective parties to the transaction for them to enter their personal identification numbers, as may be required in order to authorise a transaction

between cards 201 and 202.

Figure 2 is reproduced to the right.




Figure 2

Jed Margolin Filed: 05/17/2005 Sheet 27 of 88

Serial Number: 11/130,939 Examiner: Phung M. Chung Art Unit: 2117

1	Section 2 - Examiner's Rejections
2	
3	Claim Rejections - 35 USC § 112
4	Rejection 1. Claims 1-16 were rejected under 35 U.S.C. 112, second paragraph, as being
5	indefinite for failing to particularly point out and distinctly claim the subject matter which
6	applicant regards as the invention.
7	
8	Specifically, as per claims 1, 6 and 11, lines 2 - 4, the Examiner requested interconnection and/or
9	interrelation between the following elements and an explanation of what they are for:
10	a) a memory array;
11	b) a processor; and
12	c) a processor RAM memory.
13	
14	As per claim 14, lines 2-4, the Examiner requested interconnection and/or interrelation between
15	the following steps and an explanation of what they are for:
16	a) providing a memory array;
17	b) providing a processor; and
18	c) providing a processor RAM memory.
19	
20	Applicant has amended claims 1, 6, 11, and 14 as requested. Dependent claims 4, 7, 9, 12, and 13
21	have been canceled. Dependent Claims 2, 3, 5, 8, 10, 15, and 16 have been amended and should
22	be allowable as amended.
23	
24	Claim Rejections - 35 USC § 102
25	
26	Rejection 3. Claims 1-2, 6-7, 11-12 and 14-15 were rejected under 35 U.S.C. 102(b) as being
27	anticipated by Shelton et al (6,035,380).
28	As per claim 1, Shelton et al disclose a single chip integrated circuit, comprising:
29	(a) a memory array (102);
30	(b) a processor (701);
31	(c) a processor RAM memory (705);

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 28 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 (*d*) a multiplexor (1202);

2

- 3 whereas said multiplexor controls and arbitrates access between said memory array, said
- 4 processor, said processor RAM memory, and a user's system. (See Figs. 11 and 12, col. 11,
- 5 lines 22-45 and col. 12, lines 10-65).

6

- 7 Applicant's Response:
- 8 1. Shelton's element 102 is not a memory array. It is a slot for receiving a smart card.

9

- From Column 4, lines 51 54 (emphasis added):
- A terminal for allowing smart card transactions is shown in FIG. 1. The terminal 101
- includes a <u>slot 102</u> for receiving a smart card, a visual display unit 103 for providing the
- smart card user with options and instructions for use. The user of the smart card responds to
- displayed options and instructions by pressing buttons 104, which are arranged to enable the
- user to provide numerical and functional input data. A cash slot 105 is provided in the event
- that the user should wish to translate money represented by data stored on the smart card
- into conventional cash.

18

- 19 Presumably, the Examiner meant to refer to Privileged Instruction Memory (ROM) 702. If this is
- 20 not the case, Applicant requests clarification.

21

- 22 2. Shelton's Privileged Instruction Memory (ROM) 702 is not a RAM (Read-Write Memory) as
- 23 is Applicant's memory array.

24

- 25 From Applicant's specification:
- 26 [0031] Referring to Figure 1, Memory Array 106 may take several forms. It may be a
- conventional read/write memory comprising row and address decoders, a memory cell array,
- and sense amplifiers. The memory cell array may be dynamic or static.

29

- 30 3. Shelton's Multiplexor 1202 is part of a chain of multiplexors (Multiplexors 1202, 1203, and
- 31 1204) which allow the 128-bit very-long words produced by Privileged Instruction Memory
- 32 (ROM) 702 to be selected as 32-bit long words, 16-bit words, or 8-bit bytes. This is shown in
- 33 Figure 12.

34

35 The privileged instruction memory 702 (ROM) is organized as 512 x 128 bits.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 29 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 From Column 12, lines 52 - 65:

2 3

4

5

6

7

8

9

10

11

The data from each location in the privileged instruction memory is considered as comprising four lots of thirty-two bit data words, thus forming a type of cache, which are fed to a four way multiplexer 1202. One of these four words is then selected as the output of the multiplexer 1202, according to the two address lines A3 and A2 which are supplied to it. In this way, a thirty-two bit data word may be selected with an access time of fifty nanoseconds, provided the thirty two bit word was already available within the one hundred and twenty-eight bit memory array output. If this is not the case, memory control logic circuits automatically insert a wait state into the instruction fetch cycle, such that a different one hundred and twenty-eight bit word may be fetched, which contains the desired thirty-two bit word.

12 13

- As shown in Figure 12, address bus 1201 is 16 bits (A0 A15). The most significant 12 bits (A4
- 15 A15) are used to address the ROM. This allows for 4096 very-long-words of 128 bits.
- 16 (Because the ROM contains only 512 very-long-words there is room for growth.)

17

- MUX 1202 uses address bits A2 and A3 to select among four 32-bit long words out of the 128
- 19 data bits coming from ROM 702. (32 * 4 = 128).

20

21 After MUX 1202 the 32-bit long words can be used in different ways.

22

- 1). The 32-bit long words from MUX 1202 are divided into bytes and all bytes are sent to
- 24 Instruction Bus 1111.

25

- MUX 1203 uses address bit A1 to further select between two 16-bit words from the 32-bit
- long word selected by MUX 1202.

28

- All 16 bits from MUX 1203 go to MUX 1204 which uses address A0 to select between
- bytes containing bits (0..7) or (8..15). The byte selected by MUX 1204 goes to Instruction
- 31 Bus 1111.

32

- 33 2). The 32-bit long words from MUX 1202 are divided into bytes. All bytes are sent to
- Instruction Bus 1111 but, in addition, the high byte (bits 8..15) is also sent to Data Bus 1110.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 30 of 88 Examiner: Phung M. Chung Art Unit: 2117 1 MUX 1203 uses address bit A1 to further select between two 16-bit words from the 32-bit 2 long word selected by MUX 1202. 3 4 All 16 bits from MUX 1203 go to MUX 1204 which uses address A0 to select between 5 bytes containing bits (0..7) or (8..15). The byte selected by MUX 1204 goes to Instruction 6 Bus 1111. 7 8 In addition, the high byte (bits 8..15) is also sent to Data Bus 1110. 9 10 3). The 32-bit long words from MUX 1202 are sent to Microcode Bus 1102 which goes to CLU 11 1101 (the cryptographic logic unit). 12 13 As has been explained, Shelton's Multiplexor 1202 is used only to select among four 32-bit long 14 words out of the 128 data bits coming from Privileged Instruction Memory (ROM) 702. Its 15 outputs go only to Multiplexor 1203 and Microcode Bus 1102. 16 17 Multiplexor 1202 does not control and arbitrate access between Privileged Instruction Memory 18 (ROM) 702, CPU 701, Volatile Data Memory 705, and Shelton's User's System. 19 20 Indeed, even the chain of Multiplexors 1202, 1203, and 1202 do not control and arbitrate access 21 between Privileged Instruction Memory (ROM) 702, CPU 701, Volatile Data Memory 705, and 22 Shelton's User's System. 23 24 Neither Figure 11 nor Figure 12 show Shelton's User's System. 25 26 Shelton's User is the person who uses the smart card and the User's System is the equipment that

2728

30

29 Shelton shows two types of equipment that the smart card may be connected to.

it is connected to through communications terminals 302 (the communications connector).

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 31 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 1). The smart card may be connected to a smart card terminal which is attached to a mainframe computer. From Column 3, lines 61 – 62:

Figure 1 shows a smart card terminal, a communications link, and a mainframe computer.

(In this case the communications link is between the smart card terminal and the mainframe

6 computer.)

See Figure 1.

10 From Column 4, line 51 – Column 5, line 13 (emphasis added):

A terminal for allowing smart card transactions is shown in FIG. 1. The terminal 101 includes a slot 102 for receiving a smart card, a visual display unit 103 for providing the *smart card user* with options and instructions for use. The *user of the smart card* responds to displayed options and instructions by pressing buttons 104, which are arranged to enable the user to provide numerical and functional input data. A cash slot 105 is provided in the event that *the user* should wish to translate money represented by data stored on the smart card into conventional cash.

The smart card terminal 101 communicates with a large computer 107 via a communications link 106. The computer 107 includes a large amount of data storage capacity in the form of arrays of hard disk drives 108. A computer terminal 109 enables an operator of the computer 107 to control access provided to *smart card users* via the smart card terminal 101. For example, if a smart card is stolen, a computer operator may instruct the computer 107 not to authorise any subsequent transfer of money to the card from the owner's account.

Column 5, lines 4 - 13 (emphasis added):

Smart cards may be used to exchange money tokens using appropriate equipment, such as that shown in FIG. 1. Alternatively, a smaller terminal may be located alongside a supermarket checkout counter, so that a smart card may be used instead of cash. Thus, when paying for goods, the amount of money stored on the smart card is reduced. The terminal shown in FIG. 1 may be used to transfer money from the *user's account*, into the smart card. In this way, the same smart card may be discharged and recharged with amounts of cash, at the *user's convenience*.

2). The smart card may also be used with equipment that allows funds to be transferred between cards.

From Column 5, lines 14 - 26 (emphasis added):

Money may be exchanged directly from one smart card to another using the portable exchange device shown in FIG. 2. The portable hand held exchange device is arranged to receive a first smart card 201 and a second smart card 202. The device includes a keyboard

 Jed Margolin
 Serial Number: 11/130,939
 Filed: 05/17/2005
 Sheet 32 of 88

Examiner: Phung M. Chung Art Unit: 2117

203 and a display device 204, providing a *user interface* to allow *smart card users* to insert their cards into the device and to specify an amount of financial token data to be exchanged between the smart cards, along with an indication of the direction of exchange. In addition, the device may also be used by the respective parties to the transaction for them to enter their personal identification numbers, as may be required in order to authorise a transaction between cards 201 and 202.

See Figure 2.

- Shelton's smart card communicates with the outside world through communications terminals
- 11 302, which is a connector with contact pads:

- 13 From Column 5, lines 39 54:
 - The card 201 includes communication terminals 302 allowing communication with external devices. In particular, these terminals include a terminal for receiving a two point seven to five point five volt power supply, a ground connection, a clock and a reset connection. These communication terminals 302 consists of flat, gold-plated areas of metal, which are fabricated in accordance with an international standard for smart cards. Thus cards may be interchangeable and facilitate data transfer in accordance with established protocols.

The communication terminals 302 are electrically and bonded on the reverse side single silicon chip which is embedded within the smart card substrate. Only the communication terminals 302 are actually visible on the surface of the smart card, with the rest of the surface typically used for the cardholder's identity, and a company logo.

And from Column 7, lines 15 - 18:

The operating system also communicates with instructions for serial communications 504, which provide the ability to transfer information to and from the outside world via the smart card terminals 302.

32 See Figure 3.

- 34 Figure 7A shows that this communications with the outside world goes through central
- processing unit 701.

- 37 Thus, Multiplexor 1202 does not control and arbitrate access between Privileged Instruction
- 38 Memory (ROM) 702, CPU 701, Volatile Data Memory 705, and Shelton's User's System.

- 40 In addition, Multiplexor 1202 is only a data selector. It does not arbitrate access between
- 41 anything.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 33 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 From Applicant's paragraph 0038:

2 Multiplexor MUX 101 controls and arbitrates access between the internal [0038] 3 programmable processor, Memory Array 106, and the User's system. It allows TCPU 103 to 4 access Memory Array 106. It also allows Memory Array 106 to be accessed by external 5 buses such as when the invention is used as main memory in a User's system. In addition, 6 through the use of the RS input on MUX 101, MUX 101 allows the User's system to control 7 TCPU 103, access TCPU RAM Memory 104 in order to load the program to be run by 8 TCPU 103, and access Non-Volatile Memory 105. The BUSY output on MUX 101 tells the 9 User's system that Memory Array 106 is being used by TCPU 103 and to wait. The TCPU 10 Interface contains a similar signal to tell TCPU 103 that Memory Array 106 is being used by 11 the User's system and to wait. The preferred memory arbitration scheme is to give the 12 User's system priority to Memory Array 106. If TCPU 103 is accessing Memory Array 106 13 at the beginning of a User system access, the User system waits until the next memory cycle 14 at which point TCPU 103 is stalled and the User system gets access to Memory Array 106. 15 The CLOCK input to MUX 101 is used by TCPU 103 when the invention is used by a 16 User's system in order to avoid the potential for conflicts caused by metastable instability of 17 an arbitration logic circuit that would exist if TCPU 103 used a clock having a frequency not 18 synchronized to the clock used by the User's system. During Wafer testing, the CLOCK 19 input to MUX 101 may be used as a reference by Programmable Clock 102. In Figure 1, 20 MUX 101 provides external access to Memory Array 106 through a non-multiplexed 21 address bus.

22

23 Shelton's Multiplexor 1202 provides no such limitation. Applicant's amended claim 1 traverses

24 Shelton.

25

- 26 The Examiner has rejected dependent claim 2, Shelton et al further comprising a non-volatile
- 27 memory (704). Applicant has traversed amended independent claim 1 over Shelton making claim
- 28 2 allowable as amended.

29

- 30 The Examiner has rejected independent claims 6, 11 and 14, these claims are rejected under
- 31 similar rationale as set forth in claim 1. Applicant traverses amended independent claims 6, 11,
- 32 and 14 over Shelton under the same rationale as set forth in traversing Shelton over amended
- 33 claim 1.

- 35 The Examiner has rejected dependent claims 7, 12 and 15, these claims are rejected under
- 36 similar rationale as set forth in claim 2. Applicant has canceled dependent claims 7 and 12.
- 37 Applicant has traversed the amended independent claim 14 over Shelton making dependent claim
- 38 15 allowable as amended.

 Jed Margolin
 Serial Number: 11/130,939
 Filed: 05/17/2005
 Sheet 34 of 88

Examiner: Phung M. Chung Art Unit: 2117

Rejection 5. Claims 3, 8, 13 and 16 were rejected under 35 U.S.C. 103(a) as being unpatentable over Shelton et al (6,035,380) in view of Fulks et al (4,194,113).

As per claim 3, the teaching of Shelton et al have been discussed above. Shelton et al further disclose a clock circuit (Fig. 14). They do not disclose that the clock circuit is a programmable clock. However, Fulks et al disclose a programmable clock (153). (See Fig. 5, col. 14, lines 53-68). Therefore, it would have been obvious to a person of ordinary skill in the art, at the time the invention was made, to incorporate the programmable clock as taught by Fulks et al into the clock circuit of Shelton et al so that it can produce a high speed programmable clock signals utilized to control the operation of a high speed processor (HSP). (See col. 14, lines 53-68).

10 11 12

13

3

4

5

6

7

8

9

As per claims 8, 13 and 16, these claims are rejected under similar rationale as set forth in claim 3.

14 15 16

Applicant's Response:

17 18

1. Shelton has been traversed above in Rejection 3 above.

19

- 20 2. The Fulks patent is for a computer-controlled digital signature analyzer used to isolate faults
- on digital printed circuit boards. The computer stores the signatures and other information about
- 22 the board being tested and starts by performing a go/no-go test through the board's edge
- 23 connector. If the board fails, the computer directs the operator where to place a probe to read the
- signatures of particular circuit nodes. It then compares the signature of the nodes to the signature
- of the same nodes obtained from a known-good printed circuit board. See Column 6, lines 3-6,
- 26 Column 6, lines 29 38, Column 22, lines 40 49, and Figure 1A.

27

- 28 The central part of Fulks' invention uses signature analysis. One of the advantages of signature
- analysis is that it does not require the storage of the entire data stream at every node, and which
- 30 therefore require very large memory storage capability. See Column 25 lines 28 31.

31

- 32 One of the shortcomings of signature analysis is that feedback loops must be broken. See
- Column 25, lines 16 32. Fulks solves this problem by storing a smaller data stream. See
- 34 Column 25, lines 33 43.

- Fulks uses a separate high-speed processor (HSP 29 in Figure 2) to interface to the printed circuit
- board's connector. This is succinctly explained in application 05/895,898 (now U.S. Patent

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 35 of 88

Examiner: Phung M. Chung Art Unit: 2117

4,196,386 Method and portable apparatus for testing digital printed circuit boards issued

2 April 1, 1980 to Phelps) incorporated by reference in Fulks. See Phelps Column 9, lines 44 – 58:

According to the present invention, a high speed processor (HSP), which is programmable to operate at many times the speed of the comparatively slow main processor is utilized to operate in response to and simultaneously with the main processor to sequentially route data received in parallel format from the main processor to predetermined ones of the 192 driver/sensor circuits. The fast sequential outputting is accomplished by means of a subroutine, referred to herein as an "H" file, in the form of object code for the HSP and stored in the HSP memory. This subroutine defines groups of specific pins of the board under test as "destination busses" and sequentially routes sixteen bit data words each contained in a respective single instruction in the test program to such "destination busses".

In Fulks, we find out that the HSP has a programmable clock. In Column 14, lines 53 - 68:

Still referring to FIG. 5, clock circuit 153 includes a number of conventional counters, registers, flip flops, and some control gating circuitry to produce high speed programmable clock signals utilized to control the operation of the HSP. The range of the cycle times of the programmable clock signals is from 150 nanoseconds to approximately 12.5 microseconds, in 50 nanosecond increments. Clock circuit 153 includes a register which is loaded from main bus 27 to determine the programmable cycle time of the HSP. The cycle time of the HSP controls the rate at which PSP 10 switches from one input/output pin to another during the testing of the board under test. Clock circuit 153 may be readily implemented utilizing Texas Instruments 74LS175 latches, 74S74 flip flops, and 74S161 counters as the main components thereof.

Thus, Fulks' programmable clock is used with the HSP 153 which contains drivers/sensors for interfacing with the pins on the edge connector for a printed circuit board.

Fulks' invention could not be more different from Applicant's invention.

- 31 1). Fulks's invention is embodied in an instrument (and a fair-sized instrument at that; see
- Figure 1A) for testing printed circuit boards using signature analysis and contains a limited
- amount of storage for storing data streams.

35 2). Signature analysis compares the signatures from the board under test to the signatures36 obtained from a known-good board.

38 3). Signature analysis is not used for testing RAMs.

 Jed Margolin
 Serial Number: 11/130,939
 Filed: 05/17/2005
 Sheet 36 of 88

Examiner: Phung M. Chung Art Unit: 2117

1 4). Applicant's invention is a single chip memory with an embedded processor (TCPU 103) with

- 2 its own separate memory (TCPU RAM 104) for testing the RAM (Memory Array 106), all in
- 3 Applicant's Figure 1. The memory test program performed by TCPU 103 does not use signature
- 4 analysis and does not store data streams; it performs an algorithmic test of Memory Array 106.
- 5 See Table 1(a) through Table 1(k). The Applicant's invention is not a test instrument and does
- 6 not test printed circuit boards.

7

- 8 Thus, although Fulks shows a programmable clock with HSP 153, Fulks teaches away from
- 9 Applicant's invention.

10 11

14

15

16

17

18

19

20

- Rejection 6. Claims 4-5, and 9-10 were rejected under 35 U.S.C. 103(a) as being unpatentable
- over Shelton et al (6,035,380) and further in view of Jarboe, Jr. et al (7,155,637).

As per claims 4-5, the teaching of Shelton et al have been discussed above. They do not disclose that a program is used by the processor to test the memory array. However, Jarboe, Jr. et al disclose that the program is used by the processor to test the memory array (col. 5, lines 53-63). Therefore, it would have been obvious to a person of ordinary skill in the art, at the time the invention was made, to incorporate the program that is used by the processor to test the memory array as taught by Jarboe, Jr. et al into the invention of Shelton et al so that test program can be used to test memory array to detect errors and the test program can be stored in the processor RAM memory for relater used.

212223

Applicant's Response:

2425

1. Shelton has been traversed above in Rejection 3 above.

26

- 2. Jarboe's test program is used with memories containing redundant rows and columns that can
- 28 be activated to replace defective rows and columns discovered during testing.

- 30 From the Abstract:
- The disclosed method and apparatus enables the testing of multiple embedded memory
- arrays associated with multiple processor cores on a single computer chip. According to one
- aspect, the disclosed method and apparatus identifies certain rows and columns within each
- of the embedded memory arrays that need to be disabled and also identifies certain
- redundant rows and columns in the embedded memory array to be activated. According to
- another aspect, the disclosed method and apparatus generates a map indicating where each
- of the memory failures occurs in each embedded memory array. If the testing process
- determines that the embedded memory array cannot be repaired, then a signal is provided

directly to an external testing device indicating that the embedded memory array is non-repairable. Similarly, if the testing process determines that the failures in the embedded memory array can be repaired, then a signal is provided directly to an external testing apparatus indicating that the embedded memory array is repairable. Lastly, if no failures are found in an embedded memory array, then a signal is provided to an external testing apparatus indicating that the embedded memory array contains no failures.

There is no suggestion that Fulks' memory array contains redundant rows and columns that can be used to repair defects in the memory array.

Therefore, there would be no motivation to use Jarboe's memory test program in Fulks.

Filed: 05/17/2005

Sheet 37 of 88

Serial Number: 11/130,939

Jed Margolin

Filed: 05/17/2005 Art Unit: 2117 Jed Margolin Sheet 38 of 88


Serial Number: 11/130,939 Examiner: Phung M. Chung

1	Section 3.										
2											
3	For the foregoing reasons, Applicant submits that all objections and rejections have been										
4	overcome. Applicant requests that the rejection of pending claims 1, 2, 3, 5, 6, 8, 10, 11, 14,										
5	and 16 be withdrawn and that the application be allowed as amended.										
6											
7	Respectfully submitted,										
8											
9	/Jed Margolin/ Date: September 20, 2007										
10	Jed Margolin										
11											
12											
13	Jed Margolin										
14	1981 Empire Rd.										
15	Reno, NV 89521-7430										
16	(775) 847-7845										
17											
18											
19											
20											

Serial Number: 11/130,939 Filed: 05/17/2005

Examiner: Phung M. Chung Art Unit: 2117

Appendix A



Filed: 05/17/2005 Art Unit: 2117

Signature Analysis: A New Digital Field Service Method

In a digital instrument designed for troubleshooting by signature analysis, this method can find the components responsible for well over 99% of all failures, even intermittent ones, without removing circuit boards from the instrument.

by Robert A. Frohwerk

W ITH THE ADVENT OF MICROPROCESSORS and highly complex LSI (large-scale integrated) circuits, the engineer troubleshooting digital systems finds himself dealing more with long digital data patterns than with waveforms. As packaging density increases and the use of more LSI circuits leaves fewer test points available, the data streams at the available test points can become very complex. The problem is how to apply some suitable stimulus to the circuit and analyze the resulting data patterns to locate the faulty component so that it can be replaced and the circuit board returned to service.

The search for an optimal troubleshooting algorithm to find failing components on digital circuit boards has taken many directions, but all of the approaches tried have had at least one shortcoming. Some simply do not test a realistic set of input conditions, while others perform well at detecting logical errors and stuck nodes but fail to detect timingrelated problems. Test systems capable of detecting one-half to two-thirds of all possible errors occurring in a circuit have been considered quite good. These systems tend to be large, for factory-based use only, and computer-driven, requiring program support and software packets and hardware interfaces for each type of board to be tested. Field troubleshooting, beyond the logic-probe capability to detect stuck nodes, has been virtually neglected in favor of board exchange programs.

The problem seems to be that test systems have too often been an afterthought. The instrument designer leaves the test procedure to a production test engineer, who seeks a general-purpose solution because he lacks the time to handle each case individually.

Obviously it would be better if the instrument designer provided for field troubleshooting in his original design. Who knows a circuit better than its original designer? Who has the greatest insight as to how to test it? And what better time to modify a circuit to accommodate easy testing than before the circuit is in production?

New Tools Needed

But here another problem arises: what do we offer the circuit designer for tools? A truly portable test instrument, since field troubleshooting is our goal, would be a passive device that merely looked at a circuit and told us why it was failing. The tool would provide no stimulus, require little software support, and have accuracy at least as great as that of computer-driven factory-based test systems.



Cover: Those strange-looking strings of four alphanumeric characters on the instrument's display and the schematic diagram are signatures, and the instrument is the 5004A Signature Analyzer, a troubleshooting tool for field repair of digital sys-

tems. With a failing system operating in a selfstimulating test mode, the service person probes various test points, looking for incorrect signature displays that can point to faulty components.

Signature Analysis: A New Digital

Field Service Method, by Robert A.

In this Issue:

Printed in U.S.A. 2 © Hewlett-Packard Company, 1977

Filed: 05/17/2005 Art Unit: 2117

If a tester provides no stimulus, then the circuit under test must be self-stimulating. Whereas this seemed either impossible or at best very expensive in the past, a self-stimulating circuit is not out of the question now. More and more designs are microprocessor-oriented or ROM-driven, so self-stimulus, in the form of read-only memory, is readily available and relatively inexpensive.

By forcing a limitation on software, we have eliminated the capability to stop on the first failure and must use a burst-mode test. Another restriction we will impose is that the device under test must be synchronous, in the sense that at the time the selected clock signal occurs the data is valid; not an unfair condition by any means, and it will be justified in the article beginning on page 15.

There are only a few known methods for compressing the data for a multiple-bit burst into a form that can be handled easily by a portable tester without an undue amount of software. One method used in large systems is transition counting. Another method, a much more efficient data compression technique borrowed from the telecommunications field, is the cyclic redundancy check (CRC) code, a sort of checksum, produced by a pseudorandom binary sequence (PRBS) generator.

A troubleshooting method and a portable instrument based on this concept turns out to be the answer we are seeking. We call the method signature analysis and the instrument the 5004A Signature Analyzer. The instrument is described in the article on page 9. Here we will present the theory of the method and show that it works, and works very well.

Pseudorandom Binary Sequences

A pseudorandom binary sequence is, as implied, a pattern of binary ones and zeros that appears to be random. However, after some sequence length the pattern repeats. The random-like selection of bits provides nearly ideal statistical characteristics, yet the sequences are usable because of their predictability. A PRBS based upon an n-bit generator may have any length up to 2ⁿ-1 bits before repeating. A generator that repeats after exactly 2n-1 bits is termed maximal length. Such a generator will produce all possible n-bit sequences, excluding a string of n zeros. As an example, let us take the sequence: 000111101011001. This is a fifteen-bit pattern produced by a four-bit maximal-length generator $(15=2^4-1)$. If we were to wrap this sequence around on itself, we would notice that all possible non-zero four-bit patterns occur once and only once, and then the sequence repeats.

To construct a PRBS generator we look to the realm of linear sequential circuits, which is where the simplest generators reside mathematically. Here there exist only two types of operating elements. The first is a modulo-2 adder, also known as an exclusive-OR gate. The other element is a simple D-type flip-flop, which being a memory element behaves merely as a time delay of one clock period. By connecting flip-flops in series we construct a shiftregister as in Fig. 1, and by taking the outputs of various flip-flops, exclusive-ORing them, and feeding the result back to the register input, we make it a feedback shift register that will produce a pseudorandom sequence. With properly chosen feedback taps, the sequence will be maximal length. The fifteen-bit sequence above was produced by the generator in Fig. 1, with the flip-flops initially in the 0001 state since the all-zero state is disallowed. The table in Fig. 1 shows the sequence in detail. The list contains each of the sixteen ways of arranging four bits, except four zeros.

If we take the same feedback shift register and provide it with an external input, as in Fig. 2, we can overlay data onto the pseudorandom sequence. The overlaid data disturbs the internal sequence of the generator. If we begin with an initial state of all zeros and supply a data impulse of 1000..., the result is the same sequence as in Fig. 1 delayed by one clock period.




Fig. 1. Signature analysis is a troubleshooting technique that makes use of the cyclic redundancy check (CRC) code, a sort of checksum, produced by a pseudorandom binary sequence (PRBS) generator. Shown here is a feedback shift register that generates a 15-bit PRBS. The outputs of the four flip-flops go through all possible non-zero four-bit patterns and then the sequence repeats.

Filed: 05/17/2005 Art Unit: 2117




Fig. 2. When the feedback shift register of Fig. 1 is provided with an external input, data can be overlaid on the PRBS generated by the circuit. Feeding data into a PRBS generator is the same as dividing the data by the characteristic polynomial of the generator.

Shift Register Mathematics

A shift register may be described using a transform operator, D, defined such that X(t) = DX(t-1). Multiplying by D is equivalent to delaying data by one unit of time. (Recall that we are concerned only about synchronous logic circuits.) In Fig. 2 the data entering the register is the sum of samples taken after one clock period and four clock periods along with the input data itself. Thus, the feedback equation may be written as $D^4X(t) + DX(t) + X(t)$ or simply $X^4 + X + 1$.

It happens that feeding a data stream into a PRBS generator is equivalent to dividing the data stream by the characteristic polynomial of the generator. For the particular implementation of the feedback shift register considered here the characteristic polynomial is X^4+X^3+1 , which is the reverse of the feedback equation. Fig. 2 shows the register along with longhand division of the impulse data stream (100...). Keep in mind that in modulo-2 arithmetic, addition and subtraction are the same and there is no carry. It can be seen that the quotient is identical to the pattern in Fig. 1 and repeats after fifteen bits (the "1" in the remainder starts the sequence again).

Because the shift register with exclusive-OR feedback is a linear sequential circuit it gives the same weight to each input bit. A nonlinear circuit, on the other hand, would contain such combinatorial devices as AND gates, which are not modulo-2 operators and which would cancel some inputs based upon prior bits. In other words a linear polynomial is one for which P(X+Y) = P(X) + P(Y). Take the example of Fig. 3, where the three different bit streams X, Y, and X+Y are fed to the same PRBS generator. Notice that the output sequences follow the above relationship, that is, Q(X+Y) = Q(X) + Q(Y). Also, notice that Y is a single impulse bit delayed in time with respect to the other sequences and the only difference between X and X+Y is that single bit. Yet, Q(X+Y) looks nothing like Q(X). Indeed, if we stop after entering only twenty bits of the sequences and compare the remainders, or the residues in the shift register, they would be: R(X+Y) = 0100, R(X) = 0111.

Error Detection by PRBS Generator

Looking at this example in another manner, we can think of X as a valid input data stream and X+Y as an erroneous input with Y being the error sequence. We will prove later that any single-bit error, regardless of when it occurs, will always be detected by stopping the register at any time and comparing the remainder bits (four in this case) with what they should be. This error detection capability is independent of the length of the input sequence. In the example of Fig. 3, R(X+Y) differs from the correct R(X), and the effect of the error remains even though the error has disappeared many clock periods ago.

Let us stop for a moment to recall our original goal. We are searching for a simple data compression algorithm that would be efficient enough to be usable in a field service instrument tester. As such it was to require only minimal hardware and software support.




Fig. 3. Three different input data sequences fed to the same PRBS generator produce very different output sequences even though the input sequences differ by only one bit. If the generators are stopped at some time and the patterns remaining in the flip-flops are compared, they are also different. These remainder patterns are called signatures. They show the effects of an error sequence Y added to a data stream X even when the error occurs only once in a long measurement window.

Filed: 05/17/2005 Examiner: Phung M. Chung Art Unit: 2117

We have now found such an algorithm. If the circuit designer arranges his synchronous circuit so as to provide clock and gate signals that produce a repeatable cycle for testing, then the feedback shift register is the passive device that we need to accumulate the data from a node in the instrument under test. By tracing through an instrument known to be good, the designer merely annotates his schematic, labeling each test point with the contents of the shift register at the end of the measurement cycle, and uses this information later to analyze a failing circuit. Because this PRBS residue depends on every bit that has entered the generator, it is an identifying characteristic of the data stream. We have chosen to call it a signature. The process of annotating schematics with good signatures as an aid in troubleshooting circuits that produce bad signatures has been termed signature analysis.

Errors Detected by Signature Analysis

We have claimed that any single-bit error will always be detected by a PRBS generator. But how about multiple errors? Also, our goal was to maintain error detection capability at least as good as existing methods. Earlier mention was made of transition counting, which appears to be the only other method that could easily be made portable. To show how signature analyis stands up against transition counting requires a mathematical discussion of the error detection capabilities of these methods. Take first the PRBS.

Assume X is a data stream of m bits, P is an n-bit PRBS generator, P^{-1} its inverse ($P^{-1}P = 1$), Q is a quotient and R the remainder.

$$P(X) = Q(X) \cdot 2^{n} + R(X). \tag{1}$$

Take another m-bit sequence Y that is not the same as X and must therefore differ by another m-bit error sequence E such that

$$Y = X + E.$$

Now,

$$P(Y) = Q(Y) \cdot 2^{n} + R(Y)$$

so,

$$P(X+E) = Q(X+E) \cdot 2^{n} + R(X+E).$$

But all operators here are linear, so

 $P(X) + P(E) = Q(X) \cdot 2^{n} + Q(E) \cdot 2^{n} + R(X) + R(E).$ Subtracting (or adding, modulo 2) with equation 1 above,

$$P(E) = Q(E) \cdot 2^{n} + R(E).$$
 (2)

However, if Y is to contain undetectable errors, R(Y) = R(X).

It follows that

$$R(Y) = R(X+E) = R(X) + R(E) = R(X),$$

 $R(E) = 0.$

Substituting into equation 2,

$$P(E) = Q(E) \cdot 2^{n},$$

and all undetectable errors are found by

$$E = P^{-1}Q(E) \cdot 2^{n}. \tag{3}$$

For a single-bit error

$$E = D^a(1)$$

where D is the delay operator, a is the period of the delay, and "1" is the impulse sequence 1000... Substituting into (3),

$$D^{a}(1) = P^{-1}Q(D^{a}(1)) \cdot 2^{n}$$

D commutes with other linear operators, so

$$D^{a}(1) = D^{a}P^{-1}Q(1) \cdot 2^{n}$$

$$1 = P^{-1}Q(1) \cdot 2^n$$

$$P(1) = Q(1) \cdot 2^{n}.$$

But by the original assumptions,

$$P(1) = Q(1) \cdot 2^{n} + R(1)$$

and by addition

$$R(1) = 0.$$

However, it has been shown by example that $R(1) \neq 0$. Therefore, $E \neq D^a(1)$ and the set of undetectable errors E does not include single-bit errors; in other words, a single-bit error is always detectable. (An intuitive argument might conclude that a single-bit error would always be detected because there would never be another error bit to cancel the feedback.)

To examine all undetectable errors as defined by equation 3, it helps to consider a diagrammatical representation, Fig. 4, of:

$$\mathbf{E} = \mathbf{P}^{-1}\mathbf{Q}(\mathbf{E}) \cdot 2^{\mathbf{n}}.$$

Since X, Y, and E are all m-bit sequences, it follows that Q.2n must be an m-bit sequence containing n final zeros. Q therefore contains (m-n) bits. Hence, there are 2^{m-n} sequences that map into the same residue as the correct sequence, and there are 2m-n-1 error sequences that are undetectable because they leave the same residue as the correct sequence. 2^m sequences can be generated using m bits and only one of these is correct, so the probability of failing to detect an error by a PRBS is

Prob (PRBS, fail) =
$$\frac{\text{Undetectable Errors}}{\text{Total Errors}}$$
$$= \frac{2^{m-n} - 1}{2^m - 1}.$$

For long sequences, large m, Prob (PRBS, fail) $\approx 1/2^n$.




Fig. 4. A diagrammatical representation of errors undetectable by signature analysis. For long data sequences the probability of not detecting an error approaches 1/2n, where n is the number of flip-flops in the feedback shift register.

Serial Number: 11/130,939 Filed: 05/17/2005 Examiner: Phung M. Chung Art Unit: 2117

In summary, a feedback shift register of length n will detect all errors in data streams of n or fewer bits. because the entire sequence will remain in the register, R(X) = P(X). For data streams of greater than n bits in length, the probability of detecting an error using a PRBS is very near certainty even for generators of modest length. The errors not detected are predictable and can be generated by taking all m-bit sequences with n trailing zeros and acting upon such sequences by the inverse of the n-bit PRBS generator polynomial P, that is

$$\mathbf{E} = \mathbf{P}^{-1}(\mathbf{Q} \cdot \mathbf{2}^{\mathrm{n}}).$$

Furthermore, such error detection methods will always detect a single-bit error regardless of the length of the data stream. It can also be proved that the only undetectable error sequence containing two errors such that the second cancels the effect of the first is produced by separating the two errors by exactly 2ⁿ-1 zeros. The one sequence of length n+1 that contains undetectable errors begins with an error and then contains other errors that cancel each time the original error is fed back.

Errors Detected by Transition Counting

It appears that signature analysis using a PRBS generator is a difficult act to follow, but let us give transition counting a chance. A transition counter assumes an initial state of zero and increments at each clock time for which the present data bit differs from the previous bit. With a transition counter the probability of an undetected error, given that there is some error, is:

Prob (Trnsn, Fail) =
$$N_u/N_t$$
,

where N_u = number of undetected errors and N_t = total number of errors. But

$$N_{u} = \sum_{r=0}^{m} p_{ur}$$

where pur = Prob (undetected errors given r transitions). However,

$$p_{ur} = N_{ur} \cdot p$$

 $p_{ur} = N_{ur} \cdot p_r \label{eq:pur}$ where N_{ur} = number of undetected errors given rtransitions, and $p_r = Prob$ (counting r transitions). Reducing further,

$$N_{ur} = N_r - N_c$$
$$p_r = N_r/N_s,$$

 $\begin{aligned} N_{ur} &= N_r - N_c, \\ p_r &= N_r/N_s, \\ where \ N_c &= number \ of \ ways \ of \ counting \ correctly \end{aligned}$ (=1), N_s = total number of m-bit sequences, and N_r = number of ways of counting r transitions:

$$N_r = {m \choose r} = \frac{m!}{r!(m-r)!}$$

The binomial coefficient $\binom{m}{r}$ expresses the number of ways of selecting from m things r at a time. Looking back to the original denominator,

$$N_{\rm t} = N_{\rm s} - N_{\rm c}.$$

Putting all of this together,

Prob (Trnsn, Fail) =
$$\frac{\sum_{r=0}^{m} (N_r - N_c) (N_r / N_s)}{N_c - N_c}$$
.

Or,

Prob (Trnsn, Fail) =
$$\frac{\sum_{r=0}^{m} \left[{m \choose r} - 1 \right] {m \choose r} / 2^{m}}{2^{m} - 1}$$
$$\approx 1 / \sqrt{m\pi}.$$

This is the probability of a transition counter's failing to detect an error in an m-bit sequence.

A similar argument finds the probability of the specific case where a single-bit error is not detected by a transition counter. There are 2^m sequences of m bits and any one of the m bits can be altered to produce a single-bit error, so that there are m 2m possible single-bit errors. To determine how many undetected single-bit errors exist, we must look at how to generate them.

Upon considering the various ways of generating single-bit errors that are undetectable, a few observations become obvious. We can never alter the final bit of a sequence, because that would change the transition count by plus or minus one, which would be detected. The only time we can alter a bit without getting caught is when a transition is adjacent to a double bit; that is, flipping the center bit in the patterns 001, 011, 100, or 110 will not affect the transition count. In other words, the transition count for ...0X1... and ...1X0... does not depend on the value of X.

Since our transition counter assumes an initial 0 state, the first bit of the sequence, regardless of its state, can be flipped without affecting the transition count, provided that the second bit is a one. In this case only the second of m bits is predetermined, i.e., $b_2 = 1$, and there are 2^{m-1} ways of completing the sequence. Any bit other than the first or last, that is, the m-2 bits from b_2 through b_{m-1} , can be altered without affecting the transition count if the bit in question is flanked by a zero on one side and a one on the other. For a given bit bi we have free choice of m-1 bits, since as soon as we select b_{i-1} then b_{i+1} is forced to the opposite state. There are $(m-2) \cdot 2^{m-1}$ of these midstream errors. Adding the 2m-1 sequences where b₁ can be changed we have a total of (m-1)·2^{m-1} sequences containing single-bit errors that cannot be detected by a transition counter. But earlier we showed that the total number of single-bit errors was m·2^m, hence the probability of failing to detect a single-bit error is

ng Art Unit: 2117

Filed: 05/17/2005

Single-Bit Errors 99.9999 PRBS 99.999 All Errors Error Detection Rate 99.99 99 All Errors 95 Transition 90 Counting Single-Bit Errors 50 10 20 50 100 1000 10,000 Sequence Length, No. Of Bits m

Fig. 5. Probability of detecting errors for signature analysis and transition counting as a function of the length of the data sequence. n=16 for the PRBS generator.

Prob (Trnsn, Fail, single-bit) =
$$\frac{(m-1) \cdot 2^{m-1}}{m \cdot 2^m} = \frac{m-1}{2m}$$

It may be noted that the failure rate is actually somewhat higher, because a counter of limited length will overflow for long sequences, leaving some ambiguity. It can be shown that because of this overflow an n-bit transition counter will never detect more than $1/2^n$ of all errors.

Signature Analysis versus Transition Counting

We can now plot the probabilities of detecting any error using a transition counter versus a PRBS generator (see Fig. 5). It is interesting to note that the transition count method looks worst on single-bit errors, exactly where the feedback shift register never fails. Overall the transition counter looks pretty good, detecting at least half of all errors, but even a one-bit shift register could do that. The four-bit PRBS generator used in earlier examples will always detect better than $(100-100/2^4)=93\%$ of all errors. It seems con-

clusive that the PRBS method puts on a good performance, and if we want it to do better we merely add one more bit to the register to halve the rate of misses.

How Close Do We Want to Get?

We set out to find a means of instrument testing at least as good as present computer-based methods. These existing systems generally perform as well as the engineer who adapts them to the circuit under test. The task of adapting a circuit to be tested by signature analysis is very much the same as adapting to any other tester—engineering errors are assumed constant. If the PRBS technique is used for backtracing to find faulty components in field service, then the largest remaining block of human error is the ability of the service person to recognize a faulty signature.

It seems that a four-character signature is easily recognized, while the incidence of correct pattern recognition falls off with the addition of a fifth character. We tried this on a statistically small sample of people and found it to be so. Electronically, four hexadecimal characters is sixteen bits. A few bits more or less is not likely to complicate a shift register, but it would have an adverse effect on the user. Sixteen bits gives a detector failure rate of less than sixteen parts per million (one in 65,535), adequate for most purposes, so we settled on a four-character signature.

Since the signature offers no diagnostic information

Last in → A	В	С	D ← First In	Display
. 0	0	0	0	Π
1	0	0	0 -	-1
0	1	0	0	₽
1	1	0	0	2775B
0	0	1	0	'-
1	0	1	0	5
0	1	1	0	<i>E</i>
1	1	1	0	7
0	0	0	1	8 9
1	0	0	1	9
0	1	0	1	A C F
1	1	0	1	Ε
0	0	1	1	F
. 1	0	1	1 .	<i>I-I</i>
0	1	1	1	<i>[</i> -'
1	1	1	1	LI

Fig. 6. In the HP 5004A Signature Analyzer, n=16 and the remainder, or signature, is displayed as four non-standard hexadecimal characters. Each character represents the outputs of a group of four flip-flops as shown here.

Filed: 05/17/2005 Art Unit: 2117




Fig. 7. The 16-flip-flop PRBS generator used in the 5004A Signature Analyzer.

whatsoever, but is purely go/no-go, the character set was not restricted, except to be readable. Numbers are quite readable but there are not enough of them. Another consideration was that for an inexpensive tool, seven-segment displays are desirable. The chosen character set (Fig. 6) is easily reproduced by a sevensegment display and the alpha characters are easily distinguishable even when read upside down. A further psychological advantage of this non-standard ("funny hex") character set is that it does not tempt the user to try to translate back to the binary residue in search of diagnostic information.

Register Polynomial

We have decided on a four-character display for a sixteen-bit register, but it remains to select the feedback taps to guarantee a maximal length sequence. It happens that this can be done in any of 2048 ways.2 The computer industry uses two:

$$CRC-16 = X^{16} + X^{15} + X^2 + 1,$$

and

SDLC(or CCITT-16) = $X^{16} + X^{12} + X^5 + 1$. But each of these is reducible:

$$CRC = (X+1)(X^{15}+X+1),$$

and SDLC = $(X+1)(X^{15}+X^{14}+X^{13}+X^{12}+X^4+X^3+X^2+X+1)$. The X+1 factor was included in both to act as a parity check; it means that all undetectable error sequences will have even parity. This is apparent by looking at the original polynomials and noting that they each have an even number of feedback taps, so an even number of error bits is required to cancel an error. For our purposes this clustering of undetectable errors seems undesirable. We would like a polynomial that scatters the missed errors as much as possible. For this reason we would also like to avoid selecting feedback taps that are evenly spaced or four or eight bits apart because the types of instruments, microprocessor-controlled, that we will most frequently be testing tend to repeat patterns at four and eight-bit intervals. The chosen feedback equation is:

$$X^{16}+X^{12}+X^9+X^7+1$$
,

which corresponds to the characteristic polynomial $P(X) = X^{16} + X^9 + X^7 + X^4 + 1.$

This is an irreducible maximal length generator with taps spaced unevenly (see Fig. 7). Our relatively limited experience with this PRBS generator has shown no problems with regard to the selection of feedback taps. The test of time will tell; even the CRC-16 generator seems to have fallen out of favor with respect to that of SDLC after having served the large-computer industry for well over a decade.

References

1. W.W. Peterson, and E.J. Weldon, Jr., "Error-Correcting Codes," The MIT Press, Cambridge, Massachusetts, 1972. 2. S.W. Golomb, "Shift-Register Sequences," Holden-Day, Inc., San Francisco, 1967.

Robert A. Frohwerk



Bob Frohwerk did the theoreticalwork on signature analysis. He received his BS degree in engineering from California Institute of Technology in 1970, and joined HP in 1973 with experience as a test engineer for a semiconductor manufacturer and as a test supervisor and quality assurance engineer/manager for an audio tape recorder firm. He's a member of the Audio Engineering Society. Bob was born in Portland, Oregon. Having recently bought a home in Los Altos, California, he and his

wife are busy setting up a workshop for Bob's woodworking and metal sculpture, putting in a large organic garden, and planning furniture projects and a solar heating system. Bob also goes in for nature photography, sound systems, and meteorology (he built his wife's weather station).

Filed: 05/17/2005 Art Unit: 2117

Easy-to-Use Signature Analyzer Accurately Troubleshoots Complex Logic Circuits

It's a new tool for field troubleshooting of logic circuits to the component level.

by Anthony Y. Chan

THE NEW HEWLETT-PACKARD Model 5004A Signature Analyzer (Fig. 1) was designed to meet the need for field troubleshooting of digital circuits to the component level. The basic design goal was to implement the signature analysis technique described in the preceding article in a compact, portable instrument with inputs compatible with the commonly used logic families (TTL and 5V CMOS).

The 5004A is a service tool. It receives signals from the circuit under test, compresses them, and displays the result in the form of digital signatures associated with data nodes in the circuit under test. The signature analyzer does not generate any operational signal for circuit stimulus, depending instead on the circuit being tested to have built-in stimulus capability. The analyzer is capable of detecting intermittent

faults. Its built-in self-test function increases user confidence and its diagnostic routine allows quick, easy troubleshooting with another 5004A if the instrument fails.

The signature analyzer's data probe is also a logic probe similar to the HP 545A Logic Probe. The lamp at the probe tip turns bright for a logic 1, turns off for a logic 0, and goes dim when the input is open-circuited or at a bad level (third state).

What's Inside

Fig. 2 is a block diagram of the signature analyzer. During normal operation, the level detectors receive trains of start, stop, and clock control signals from the circuit under test and transmit them to the edge select switch. The edge select switch allows the user to




Fig. 1. Model 5004A Signature Analyzer is a new tool for field-troubleshooting of digital circuits to the component level. (The circuits must be designed for signature analysis and must have built-in stimulus.) The 5004A gets start, stop, and clock inputs via its pod, shown here in the foreground, and data inputs via its data probe, which doubles as a logic probe.

Examiner: Phung M. Chung

Art Unit: 2117




Fig. 2. Model 5004A Signature Analyzer block diagram. The last 16 bits remaining in the PRBS generator when the stop signal occurs are loaded into the display latch and displayed as four hexadecimal characters.

choose the polarity of signal transitions that the instrument will respond to. The gate control receives the selected control signals from the edge select switch and generates a gated measurement window (gate on) for the pseudorandom generator; it also turns the gate light on. The measurement window is the period between valid start and stop signals, and its length is measured in clock cycles (see Fig. 3). The minimum possible window length is one clock cycle.

The data probe translates voltages measured at circuit nodes into three logic states (logic 1, logic 0, and bad state) and transfers them to the data latch. The latch further translates the data, from three logic levels to two, at selected clock edges.* At each clock time, the data latch will pass a 1 or 0 level but will remain latched to the previous state if the input is in the bad state. The data latch may be the end of the road for some data because the pseudorandom generator accepts data only during the measurement window (gate on). Once data enters the pseudorandom generator, it is shifted in synchronism with the clock until the end of the measurement window. The last 16 bits remaining in the generator at gate-off time are loaded into the display latch and then output in the, form of four non-standard hexadecimal charactersthe signature. The display latch keeps the signature

on until the end of the next measurement window, when the display is updated with new information. The signature will be stable as long as the measurement window and the data received within the window are repeatable.

Importance of Setup and Hold Times

Frequency response is one of the most important parameters in a test instrument. In the case of the




Fig. 3. The measurement window is an integral number of clock cycles. One cycle is the minimum length.

^{*}The probe recognizes three logic states instead of only two because of its logic-probe function.

Serial Number: 11/130,939 Filed: 05/17/2005 Examiner: Phung M. Chung Art Unit: 2117




Fig. 4. Delays through probe and pod channels are matched so that hold time (the time that input data must remain stable after a clock edge) is non-positive. Setup time (the time that input data must be stable before a clock edge) is typically 7 ns.

signature analyzer, two other factors, data setup time and hold time, are very important as well. Data setup time is the interval for which data must be stable before the selected clock edge occurs. Hold time is the interval for which data must remain stable after the selected clock edge. Assuming a signature analyzer requiring 30 ns setup time and 10 ns hold time is used to test a circuit, then the logic of the circuit under test must be stable for at least 30 ns before the active clock edge and the logic must remain stable for 10 ns after the clock edge; otherwise, ambiguous readings may result. The setup and hold times limit the speed of the analyzer.

It is not easy for a high-speed circuit to guarantee that its logic will remain stable for some period of time after every active clock edge. The 5004A design goal was to be able to operate with reasonably short data setup time and non-positive hold time to minimize ambiguities.

Data and clock signals are received and transmitted to the data latch through the data probe, receiver, edge select switch, and cables (Fig. 4). There is one time delay for the data signal going through the data probe, cable, and receivers (line A), and another time delay for the clock pulses going through the wire and edge select switch into the data latch (line B). Every component, and therefore the time delays, may differ from unit to unit because of manufacturing tolerances. To guarantee a non-positive hold time, eliminate race conditions, and be reproducible in a production environment, the minimum delay of line A must be equal to or longer than the maximum delay of line B ($t_{Amin} \ge t_{Bmax}$). Also desired is a minimum setup time $T_s = t_{Amax} - t_{Bmin}$.

One way to achieve short setup time is to have identical circuitry in the data and clock channels, so propagation delays cancel each other. Circuitry in the data probe is very similar to that in the pod. The receivers in both channels are identical and share the same IC chip. The edge select switch in the clock line has very little delay. The symmetry results in a good match between the two signal lines, but to insure that $t_{Amin} \ge t_{Bmax}$, there is a delay circuit in line A, and the cable length of line B is shorter. Thus it

is possible to guarantee hold time less than 0 ns and setup time less than 15 ns (7 ns typical).

Input Impedance

Since the 5004A is a test instrument, it is important that its inputs do not load or condition the circuit under test. It is generally true that high input impedance reduces loading. But, how high can the input impedance be before other effects cause problems?

Let's study a few cases of high-impedance input in a synchronous device (Fig. 5). Fig. 5a shows the result of the input data's changing from a logic 1 to a third state at clock 1. The input voltage is pulled toward ground by the pull-down resistance. The difference between the solid line and the dotted line is the difference of node capacitance (C) and pull-down resistance (R) tolerances. Depending on the clock rate and the RC difference, the result at clock 2 can be either a logic 0 or a third state. The same thing in reverse happens in case B. In case C, the input data is changing to an intermediate level (~1.4V). When the data changes from a logic 1 to the third state, the input is pulled towards 1.4V. The result at clock 2 is in the third state no matter what the RC time constant is.




Fig. 5. 5004A input impedance is returned to 1.4V to eliminate ambiguities caused by input RC tolerances. Here are three possible results of the input data's changing from a 0 or 1 at clock 1 to a third state at clock 2. The solid and dotted lines are for different values of input RC. In (a), the input at clock 2 can be seen as a logic zero or a third state, depending on the value of RC. (b) is the reverse of (a). In (c), with the input returned to 1.4V, the result is always a third state.

/130,939 Filed: 05/17/2005 M. Chung Art Unit: 2117

There are two other advantages to returning the input impedance to 1.4V. First, there is less voltage swing, and almost equal swings for both logic 1 and logic 0 states. Second, the logic probe open-input requirement is met.

Very high input impedance may cause problems even for a non-clocked device. It introduces threshold errors because of the offset bias current of the input amplifier, and the leakage current of the three-state bus might change the measured voltage. After study and calculation, we chose $50~k\Omega$ to 1.4V as the input impedance and return voltage for the 5004A inputs. $50~k\Omega$ is large enough not to load TTL and most 5V CMOS logic families, and small enough not to cause excessive offset voltage with typical leakage currents on a three-state bus.

Construction

The 5004A Signature Analyzer is constructed in a lightweight, rugged case. A hand-held data probe and a small rectangular pod are connected to the instrument by cables (Fig. 1). Inside the main case are the edge select circuit, gate control, data latch, pseudorandom generator, display latch, signature displays, signature comparator, self-test stimulus generator, and power supply shown in Fig. 2. All the electronics and mechanical components are mounted on a single printed circuit board assembly sandwiched inside two shells held together with four screws. On the front panel are four large seven-segment displays. A light to the left of the display shows gate (measurement window) activity while one on the right indicates unstable signature. Six pushbutton switches

control power on/off, start, stop, and clock edge polarities, a hold mode for single cycle events or freezing the signature, and a self-test mode. Start, stop, clock, and data test sockets on the right-hand side of the front panel are for self-test and diagnostic setup. A soft pouch mounted on top of the instrument stores the data probe, pod, and necessary accessories when not in use.

Data Probe

The active data probe is a hand-held probe. Its main function is to accept tip logic information with minimum tip capacitance. The input signal is connected to two comparators through voltage dividers and an RC network (see Fig. 6). The voltage divider R1-R2 is terminated at 1.4V, which guarantees an open input at a bad level and eliminates the potential ambiguity, discussed earlier, resulting from RC tolerances.

Input overload protection is provided by on-chip clamp diodes and the external network R1 and CR1. C1 provides a bypass for fast transitions. R3, R5, and R6 set up voltage references for comparators A and B. Two comparators are needed to measure the three logic states—1, 0, and bad level. The high-speed differential-in/differential-out comparators translate the input voltage into digital signals and transmit them to the main instrument through twisted pairs. A single-contact pushbutton switch on the data probe resets the pseudorandom generator, state control, and displays.

Pod

The thin, rectangular pod houses three identical




Fig. 6. Simplified 5004A data

Filed: 05/17/2005 Art Unit: 2117




Fig. 7. Simplified schematic of one channel of the 5004A input pod.

channels for start, stop, and clock control inputs. The input wires can be directly plugged into any 0.03-inch round socket or connected to a "grabber" that can hook onto almost any test pin and is particularly good for IC pins. Each of the control channels is very similar to the circuitry in the data probe to match propagation delays. In fact, delay match is the major function of the pod.

In each channel of the pod is a comparator of the same type as those in the data probe. One of the comparator inputs is connected to voltage divider R1-R2-R3 while the other input is connected to 1.4V along with R3; this increases input hysteresis and sets the input threshold (Fig. 7). The impedance of R1-R2-R3 is the same as the impedance of the data probe $(50 \text{ k}\Omega)$; termination at the same voltage level further improves matching.

Protection against input overload is provided by internal clamp diodes in the comparator IC and by external network R1, R2, and CR1. R1 damps the ringing generated by the inductance of the input wire. C1 provides a bypass for fast transitions.

Unstable Signature

An intermittent fault is one of the biggest problems in electronic repair. The fault comes and goes, and in most cases does not stay long enough for positive detection. Signature analysis can detect such faults if they occur within a measurement window. However, the operator may not receive the message if the measurement cycle time is too short.

The random-access memory (RAM) in the main assembly of the 5004A continuously writes and reads the display information from the display latch at the display scan rate. During each scan cycle, the signature comparator compares the signature stored in the RAM with the one in the display latch, and turns on the unstable signature light on the front panel when any difference exists. This light is stretched for 100 ms to allow recognition. The comparison is done on a

sampled basis and not each time a new signature is developed, so the unstable signature detector works most of the time, but not 100%. Errors occurring in a very short measurement cycle may not always be detected by the relatively slow-scanning comparator.

Hold Mode

The hold mode works closely with the stop signal. If the hold switch on the front panel is pushed in, the hold mode will be entered at the end of the measurement window, freezing the signature display and preventing the gate control from starting a new cycle. Hold mode is particularly useful for testing single-shot events like the start-up sequence of a system.

Self Test

It is important for a user to know that a test instrument is in good working condition before it is used to test anything. The 5004A has a built-in self-test function that gives a quick, accurate check of the instrument. Pressing the self-test switch on the front panel energizes the self-test ROM, which interrupts the display update and generates a special programmed stimulus of start, stop, clock, and data signals to the test sockets on the front panel. With the start, stop, and clock control inputs connected to the corresponding test sockets and the data probe to the data test socket on the front panel, and with positive edges selected for the start, stop, and clock inputs, the signature analyzer performs the self test. When a good working 5004A is tested, its gate light flashes, the unstable signature light blinks, the logic light at the data probe tip flashes, and the signature displays 3951, 2P61, 8888 and then repeats. Pushing the hold switch in turns the gate light off and the signature displays 8888, 3951, or 2P61. The self-test routine tests the entire instrument except the clock edge select circuit and the ground wire at the pod input.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 52 of 88 Examiner: Phung M. Chung Art Unit: 2117




Fig. 8. The 5004A Signature Analyzer is designed for troubleshooting with another 5004A should the self test reveal a fault. Sliding the NORMISERVICE switch to the SERVICE position opens the three feedback loops in the instrument.

Diagnostic Routine

When an unexpected result during self test indicates a fault, troubleshooting and repair are required. The 5004A was designed with signature analysis in mind. It can be tested with another 5004A. The instrument's top cover can be easily removed by removing four hold-down screws on the bottom and loosening two heat sink mounting screws on the back. All the components in the instrument's main case are then exposed for testing. The failing instrument is placed in self-test mode and the start, stop, clock, and ground inputs of a known good 5004A are connected to the test sockets located on the left side of the printed circuit board in the main case. Probing the circuit nodes with the data probe, reading the signatures on the analyzing 5004A, and comparing them with those printed on the schematic is an easy and almost error-free way of determining the quality of a circuit node. Once a faulty node is found, the source of the problem can be easily located with standard backtracing techniques.

When the fault is in a feedback loop, any single fault will cause all the nodes within the loop to appear bad. To pinpoint the fault, the loop must be opened. There are three feedback loops in the signature analyzer, and a slide switch (NORM/SERVICE) on the left of the main printed circuit board is provided for opening them (Fig. 8). Sliding the switch to the SERVICE position opens all three loops.

The diagnostic routine works on the entire instrument except the power supply, the ECL circuits in the data probe and pod, and their interface circuits.

SPECIFICATIONS HP Model 5004A Signature Analyzer

DISPLAY:

SIGNATURE: Four-digit hexadecimal.

Characters 0,1,2,3,4,5,6,7,8,9,A,C,F,H,P,U. GATE UNSTABLE INDICATORS: Panel lights. Stretching: 100 ms

PROBE-TIP INDICATOR: Light indicates high, low, bad-level, and pulsing

states. Minimum pulse width: 10 ns. Stretching: 50 ms. PROBABILITY OF CLASSIFYING CORRECT DATA STREAM AS CORRECT:

PROBABILITY OF CLASSIFYING FAULTY DATA STREAM AS FAULTY:

MINIMUM GATE LENGTH: 1 clock cycle.

MINIMUM TIMING BETWEEN GATES (from last STOP to next START): 1 clock

cycle.
DATA PROBE:

INPUT IMPEDANCE:

50 k Ω to 1.4V, nominal. Shunted by 7 pF, nominal

Logic one: 2.0V -.1, -.3

Logic zero: 0.8V +.3, -.2

SETUP TIME: 15 ns, with 0.1V over-drive. (Data to be valid at least 15 ns before selected clock edge.]

HOLD TIME: 0 ns (Data to be held until occurrence of selected clock edge.) GATING INPUT LINES:

START, STOP, CLOCK INPUTS:

Input Impedance: 50 kΩ to 1.4V, nominal. Shunted by 7 pF, nominal.

Threshold: 1.4V ±.6 (.2V hysteresis, typical). START, STOP INPUTS:

SETUP TIME; 25 ns. (START, STOP to be valid at least 25 ns before selected

HOLD TIME: 0 ns. (START, STOP to be held until occurrence of selected clock edge.

CLOCK INPUT

MAXIMUM CLOCK FREQUENCY: 10 MHz.

MINIMUM CLOCK TIME IN HIGH OR LOW STATE: 50 ns

OVERLOAD PROTECTION: All Inputs ±150V continuous, ±250V intermittent,

OPERATING ENVIRONMENT: Temperature: 0-55°C; Humidity: 95% RH at 40°C; Altitude: 4,600 m.

POWER REQUIREMENTS: 100/ 120 Vac, +5%, -10%, 48-440 Hz.

220/ 240 Vac. +5% -10%, 48-66 Hz.

15 VA Max.

WEIGHT: Net: 2.5 kg, 5.5 lbs. Shipping: 7.7 kg, 17 lbs.

OVERALL DIMENSIONS: 90 mm high × 215 mm wide × 300 mm deep (3½ in × 5% in imes 12 in). Dimensions exclude tilt bale, probes, and pouch.

PRICE IN U.S.A.: \$990.

MANUFACTURING DIVISION: SANTA CLARA DIVISION

5301 Stevens Creek Boulevard

Santa Clara, California 95050 U.S.A.



Anthony Y. Chari

Tony Chan received his BSEE degree from the University of California at Berkeley in 1969 and his MSEE degree from California State University at San Jose in 1974. With HP since 1973, he developed the IC chip for the 546A Logic Pulser and designed the 5004A Signature Analyzer. Before joining HP, he designed linear and digital ICs for four years. A native of Hong Kong, Tony now lives in Sunnyvale, California. He's married and has two children. Having just finished remodeling his home,

he's now taking on landscaping and furniture-building projects. He likes working with his hands, especially on wood and automobiles, and enjoys an occasional game of tennis.

Serial Number: 11/130,939

Examiner: Phung M. Chung Art Unit: 2117

Filed: 05/17/2005

Signature Analysis—Concepts, Examples, and Guidelines

Guidelines for the designer are developed based on experience in attempting to retrofit existing products for signature analysis and the successful application of signature analysis in a new voltmeter.

by Hans J. Nadig

THE POWER OF SIGNATURE ANALYSIS as a field troubleshooting technique is amply demonstrated by the analysis presented in the article on page 2 of this issue. The technique can even pinpoint the 20% or so of failures that are "soft" and therefore difficult to find, taking 70-80% of troubleshooting and repair time. Soft failures include those that occur only at certain temperatures or vibration levels. They may be related to noise performance or marginal design, such as race conditions that occur only when the power supply voltage is low but still within specifications. Or they may occur only when the user gives the machine a certain sequence of commands.

Signature analysis is applicable to complex instruments using microprocessors and high-speed algorithmic state machines. Yet it is simple enough so that the user of a product may be able to apply it nearly as well as more highly trained field service personnel.

Having recognized the power of signature analysis, we first attempted to apply it to existing products, including computers, CRT terminals, and the digital portions of microwave test equipment. We soon recognized that either the circuits had to be altered or the signature analysis approach would be no better than earlier methods. After some experience we were able to define rules for making a product compatible with signature analysis. These rules, summarized on page 18, are guidelines for the designer. Following them helps assure that a product will be simple and inexpensive to troubleshoot by the signature analysis method.

How We Got Started

A good way to demonstrate the advantages of signature analysis and the requirements for applying it successfully is to describe what happened when we first tried it a few years ago.

With a prototype signature analyzer we set out to apply the technique to various Hewlett-Packard instruments. We first attacked a CRT terminal with microprocessor control and ROM and RAM storage, including some dynamic memories.

The built-in self-test mode of the terminal displayed a certain test pattern on the CRT and flashed the cursor at a 21/2-Hz rate. Taking advantage of this self test as a stimulus, and using the most significant address bit to start and stop the measurement, we soon recognized that these signals did not provide a stable measurement window. Some portions of the terminal operated on an interrupt basis, so the number of clock periods varied within the START-STOP window. Needless to say, the data stream changed, too. Next we concentrated our efforts on one section, the memory. To test it, we wanted to force the microprocessor into a mode in which all the memory locations were addressed, but to do this, we were forced to cut the data bus. Fortunately, we could separate the microprocessor from the data bus by using an extender board and cutting the lines there. Grounding a few lines and pulling some other lines high caused the microprocessor to repeatedly execute one instruction that automatically incremented the address each cycle, effectively stepping up through the whole address field. Fig 1 shows how this can be done for an 8080 microprocessor.

At this point we realized that the microprocessor, the clock, and the power supply were the heart of the product. We decided to call this the "kernel" (Fig. 2). By verifying the proper operation of these parts first we could then expand and test additional portions of the circuitry. With the free-running microprocessor exercising the control and address lines, we were able to test the address bus, the ROMs, and the data bus. As a START and STOP signal the most significant bit of the address bus was used, allowing us to check all the ROM locations. Since a number of RAMs were also affected, we applied a grounded jumper wire to force the enable line to the RAMs low; this was necessary to get stable signatures, since the RAMs did not contain a defined data pattern, and if addressed, randomly altered the information on the data bus.

Here, then, were our first lessons: feedback loops cause problems unless opened; circuits not related to

Examiner: Phung M. Chung Art Unit: 2117




Fig. 1. To be an effective troubleshooting technique, signature analysis must be designed into a product. For example, for a test of the address lines of a microprocessor, there should be a switch that opens the data bus and forces the microprocessor to free run. The address lines can then be checked and can also be used as control inputs to the signature analyzer.

the test must be disabled.

Synchronous Operation Necessary

It would be ideal if one setup would allow troubleshooting most parts of an instrument. The synchronization signal with the highest rate would be connected to the clock input of the signature analyzer.

Our display terminal uses a number of different frequencies, from 21 MHz down to 11/4 Hz. A ripple counter divides the frequencies down. Trying to characterize the divider chain showed us unstable signatures for every node after the first stage. The reason was that the circuits operated asynchronously with as much as 500 ns skew from the first to the last stage. Lowering the clock frequency to about 2 MHz by removing the crystal from the oscillator, we were able to define stable signatures for the counter chain. However, one measurement lasted 10 seconds, and to verify whether it was stable or not we had to have at least two complete measurements. An alternative to reducing the clock frequency was a new test setup for the slower parts of the divider. However, it is always wise to minimize the number of necessary setups.

So we learned that synchronous operation is essen-

tial for high-speed testing. Fortunately, this is easy to accomplish in most microprocessor designs, even those with the newer types of microprocessors that use asynchronous handshake lines to gate information in and out. Although it might seem at first that signature analysis is not applicable in such a case, the problem of asynchronous operation can be eliminated if the handshake lines are used to clock the data into the analyzer. Also, when this is done third-state conditions are no longer a problem because at the time of the "data valid" signal the data is either high or low. Thus a seemingly asynchronous system can behave as a synchronous system as seen by the troubleshooting tool, the signature analyzer.

Need for Designed-In Capability

An interesting possibility is that of measuring all the possible fault conditions at a central node by inducing faults into a good circuit and recording the corresponding signatures at the central node in a signature fault table. Testing the central node then tells the whole story of whether the instrument is in working condition or not. If it fails, the fault table indicates where the error is and sometimes even which part has to be replaced.

In the case of the terminal, an ideal central node seemed to be the video signal. Every data and control line is ultimately concentrated in one node containing all the information to scan a dot across the screen. Using the terminal's self-test feature as a stimulus, we chose the new-frame trigger signal as our START and STOP inputs. But for some reason we could not get stable signatures, which meant that the data stream between the two gate signals was not the same for each frame.

The culprits were two signals that occurred at a much slower rate than the 60 Hz for the frames. The blinking signals for the 2½-Hz cursor and for the 1¼-Hz enhancement were changing the characteristic data stream for the frames. Not until we disabled the signal generators for the blinking did we get stable signatures.

If parts of the circuit are being disabled the comprehensiveness of the test is reduced. In this case the designer could have provided the necessary setup to do a complete test. But after the design is frozen without signature analysis in mind it is hard to apply it successfully. If the window for signature analysis is selected so that the slowest blinker is the trigger for START and STOP, it is possible to create a stable signature or, in other words, a repeatable data stream.

The characterization of the RAM required special attention. A defined pattern had to be loaded into the memories before useful signatures were obtained at the outputs. By using several jumpers to enable the write cycle and the ROM outputs, then switching into

Examiner: Phung M. Chung Art Unit: 2117




Fig. 2. Signature analysis test procedures should verify the operation of key portions—the "kernel"—of a product first, then use the kernel to test other circuits. A typical kernel might consist of microprocessor, clock, power supply, and one or more read-only memories.

a read mode for the RAM and disabling the ROM, we effectively loaded the content of the ROMs into the RAMs. After that, valid readings were obtainable and it was possible to trace down a bad RAM component.

Having tested and characterized about 30% of the digital boards, we next concentrated our efforts on the large display memory. Testing this dynamic memory was not easy, because it went through an asynchronous refresh cycle every 2 ms. Even adding more jumper wires, we had to admit finally that without cutting leads or altering the circuit we would not get any satisfactory results.

Looking at the CRT terminal with the oscillator crystal removed, with a cut-up extender board and jumper wires clipped into the circuit here and there, we learned the most important lesson: signature analysis capability has to be designed into the circuit.

After that a number of additional products were tested and the message remained the same: retrofitting is not an effective approach. On the other hand, it became clear that the additional effort to make the circuit signature-analysis-compatible is indeed very small if done at an early stage of the product development. Early, in this case, means the breadboard stage.

Thoughts on Implementation

The versatility of the signature analysis concept is impressive. As long as the data is valid at the selected clock edge, and the stimulus is repeatable, many parameters can be selected. The window length, or the number of bits in the data stream, can be of any value (100,000 bits is not unusual). Any suitable sig-

nal can be selected as the clock input, enabling the designer to make seemingly asynchronous circuits look as if they were synchronous. A major advantage is that everything happens at normal speed.

The implementation of signature analysis into a product is similar to designing a microprocessor into a product. In the latter case, the designer has to learn the instructions, and has to understand the advantages and the limitations of the microprocessor. Because of the learning curve, the first application will most likely take more time than later designs. Also, there is no cookbook approach to a microprocessor design because there are no two situations alike. The designer makes decisions based on the evaluation of power consumption, cost, size, reliability, and so on.

The same is true for the implementation of signature analysis. The design engineer must understand the function of each component and create a test stimulus that tests each function totally. Simply exercising a node may not be enough. Even a component as simple as an AND gate may have stable and correct input and output signatures and still be bad, as shown in Fig. 3. Similar cautions apply to any test method, of course. The designer must be careful to test completely the function of the smallest replaceable part.

Serviceability is an additional algorithm. If the service algorithm is taken into consideration at an early stage of the development, the application will be easier, and the additional cost for hardware, test program memory space, and development time will be offset by shorter test times in production. Also, the warranty service and repair costs will be much lower. Later in an actual example, we will see how even the




Fig. 3. The test stimulus should test each component thoroughly. Otherwise a circuit, such as this AND gate, can have stable and correct signatures at each input and output node and still be bad. For example, input B or C might have an open bonding wire inside the IC, but in this case the error is masked by input D. Careful test stimulus design avoids this.

Sheet 56 of 88

Serial Number: 11/130,939 Filed: 05/17/2005 Examiner: Phung M. Chung Art Unit: 2117

Designer Guidelines for Applying Signature Analysis to Microprocessor-Based Products

General Guidelines

- Make a full commitment to use signature analysis at the definition stage of the product.
- Evaluate the trade-offs, such as increased factory costs versus lower test time in production and lower warranty and repair cost in the field. Other factors that might influence the decision are warranty cost goal, profit, cost of field repair, acceptable downtime, the cost of alternative service procedures like board exchange programs, the topography of the service organization, and the extra cost for customs if the parts have to be shipped back and forth across country borders.
- Familiarize yourself with the signature analysis service philosophy and allow some extra time for the design.
- Start to prove the basic working of signature analysis at the breadboard stage, before laying out printed circuit boards.
- Team up with the service engineer who will write the manual for the product. Do it at an early stage, before the first prototype is finished.
- If you hope for some benefit for production testing, get the production engineer involved during your definition of the test stimulus and the method of connecting the signature analyzer.
- As a design engineer, be aware that the volume of the necessary documentation can be minimized by selecting the appropriate partitioning of the tested sections in the product.

Technical Rules

- The stimulus for troubleshooting comes from within the product. The self-test stimulus can frequently be used.
- Provide if possible a free-running repeatable stimulus for continuous cycling.
- Tested nodes are to be in a valid and repeatable state at the time of the selected clock edge for triggering.
- Provide easy access to the START, STOP, and CLOCK test points.
- Feedback loops must be capable of being opened. Only an open-ended test allows backtracing.
- The test program or stimulus should exercise within the START-STOP window all the functions that are used in the instrument, although it is not necessary to perform a meaningful operation.
- Provide a controlled test stimulus to interrupt lines, open connectors, and signals that are normally asynchronous.

Additional Guidelines

- Verify the heart or kernel of the instrument first. The kernel may consist of the power supply, the clock generator, and the microprocessor. Then, use this central part to create the stimulus for the peripheral circuits.
- ROMs may be used to write the stimulus program.
- Divide the circuit into well defined portions. Several test setups may be necessary.
- Avoid the use of circuits with non-repeatable delays (e.g. one-shot multivibrators) within the test loop.
- Avoid, if possible, the third-state condition of a threestate node during the measurement cycle.

factory cost can be lowered in spite of needing some extra components, because the whole circuit could be placed on a single large board, while for the traditional board swap service approach, the circuit would have been divided into a number of easy-to-replace subassemblies, which would have required more connectors and hardware to hold the boards in place.

Signature Analysis and the Service Engineer

How would a service engineer use signature analysis if a product failed? The assumption is made that the signature analysis method is designed into the product. Instructions on the schematic or in the service manual show how to switch the product into the diagnostic mode and how to connect the signature analyzer to the device under test. Each node on the schematic is marked with a signature (Fig. 4). With the aid of the schematic the service engineer first reads the output signatures of the device under test. If they are bad, he traces back to a point in the circuit where a good signature appears at the input side of a component and a bad one at the output side. This is called backtracing.


Some understanding of the components in a digital schematic is essential. The direction of the data flow is important but no special knowledge about the actual function of the assembly is required. So, one advantage of the signature analysis service method is that less training is needed to learn to do fault tracing. We can even go a step further and develop a troubleshooting tree without the use of a schematic. A picture of the physical board with signatures at the pins of IC's or components may be used instead (Fig. This way the technician is not required to know whether the circuit he is testing contains a complex storage device or simply a gate. One suggestion is to print the signatures onto the printed circuit board itself, with arrows indicating the signal flow. Another is to print a test template that is attached to the component side of the circuit board when service is required (see Fig. 6). Holes in the appropriate locations, signatures, and other instructions printed on the template guide the service person to the faulty node.

The 3455A Voltmeter—an Example

The first HP instrument using signature analysis is the 3455A Digital Voltmeter¹ (Fig. 7). The digital portion of this instrument is quite extensive. It is microprocessor controlled and contains an elaborate self-test program stored in ROM. If the self test fails, a jumper inside the enclosure is removed, breaking feedback loops and enabling the self-test program, which is then used to troubleshoot the instrument.

Signature analysis influenced other factors that make this voltmeter easier to troubleshoot down to the component level. The entire digital portion is on a Examiner: Phung M. Chung

Art Unit: 2117



Flg. 4. An example of an annotated schematic, showing correct signatures at various circuit nodes.

single board. The elimination of connectors and a multitude of smaller subassemblies not only reduced production cost, but also made all the parts easily accessible for testing without special extender boards.

Some extra design time, a few more ROM locations, and the extra jumper wire were the price paid for serviceability. A cost evaluation verified that the pro-




Fig. 5. A service manual may use a picture or drawing of the board being tested, showing proper signatures at various test points. A troubleshooting tree in the manual guides the service person, who need not know the function of each component. A board overlay or template may also be used.

duction cost was lowered. The extra design time amounted to approximately 1% of the overall development time.

Besides the design engineer, the service engineer who wrote the service manual made an important contribution to the successful application of signature analysis. He learned the internal algorithms of the product almost as well as the designer. Because there was no precedent to fall back on, he used a number of innovative ideas, which have been well accepted by the field engineers.

The service manual guides the service person to the fault within a very short time. The manual contains a troubleshooting tree that, combined with annotated schematics and graphs of board layouts, leads directly to the bad node. In some cases the manual gives instructions as to which IC to replace. In other cases the use of a logic probe, which may be the 5004A Signature Analyzer's data probe, may be required. A current sensor helps to find short circuits between traces or to ground and is particularly helpful if a long bus line should fail. A portion of the 3455A Voltmeter troubleshooting tree is shown in Fig. 8.

The first test checks the kernel, which consists of the microprocessor, the clock circuit, the power supply, and a number of external gates. After proper functioning of the kernel is verified, the test setup is changed (one control input of the signature analyzer is moved to another pin) and the remaining portions of the circuit are tested.

A special portion of the ROM control loads and reads the RAMs. Some asynchronous portions require a third test setup. Again, the connection of the START wire is simply moved to the next pin designated for

Filed: 05/17/2005 Art Unit: 2117




Fig. 6. A template for signature analysis troubleshooting. The template is attached to the component side of the circuit board. Holes allow probe access to the test points. If the test point is not a source, the origin of the signal (IC and pin number) is listed next to the correct signature.

this purpose and troubleshooting can continue.

It is obvious that proper documentation is essential. The 3455A manual shows, for each test setup, a picture of the board. Only the signatures related to that particular test are given. This helps to direct the effort towards the important areas on the board. Interrupt signals are simulated by the ROM program so they




Fig. 7. Model 3455A System Voltmeter is the first HP instrument designed for troubleshooting with the 5004A Signature Analyzer.

occur repeatedly at the same spot within a window and stable signatures result.

When all the signatures seem to be bad, the question arises whether the test setup itself is correct. The 5004A Signature Analyzer's self-test feature can be used to check it for proper operation. Each test setup can then be tested by touching V_{cc} with the 5004A probe. If this characteristic signature is correct, it means that the START and STOP channels are triggered at the correct moments and that the number of clock pulses within the measurement window is correct. It also tells the user that the switches on the signature analyzer are set correctly, and that all the jumpers, switches, and control buttons in the voltmeter are set to the right position. Thus the confidence level is very high at the beginning of a test routine.

A conclusion drawn from this application is as follows: success is assured if the service engineer works closely with the design engineer. This also saves time at the end of the development phase because the service engineer is fully aware of the new product's internal operation. It also forces the designer to think about serviceability.

The fact that signature analysis is built into the 3455A Voltmeter not only made serviceability but also final testing on the production line much easier. The signature analyzer is now a standard piece of equipment on the production line.

Acknowledgments

The 5004A Signature Analyzer is a result of the effort of many engineers in HP's Colorado Springs and Santa Clara Divisions. Loveland Instrument Division and Santa Rosa Division added a great deal to definition of the needs and conditions of the new

Filed: 05/17/2005 Art Unit: 2117




Fig. 8. An example of a troubleshooting chart from the 3455A Voltmeter service manual. The chart tells which part to replace under certain conditions.

microprocessor-based instruments relating to troubleshooting and service.

In addition to the authors of the articles in this issue, key contributors include David Kook, who managed to pack the 5004A into an existing plastic case, and Kuni Masuda, who designed the front panel to give it a well-balanced appearance. Gary Gitzen did the breadboarding and designed the unstable signature feature.

It is also a pleasure to acknowledge the many valuable inputs from Dan Kolody and George Haag in Colorado Springs, Kamran Firooz and David Palermo in Loveland, Jan Hofland who is now with the Data Systems Division, Ed White in our own marketing department, and Dick Harris who brought the instrument into production. Gary Gordon as section manager was instrumental in getting the algorithm implemented in a service tool.

Reference

1. A. Gookin, "A Fast-Reading, High-Resolution Voltmeter that Calibrates Itself Automatically," Hewlett-Packard Journal, February 1977.



Hans J. Nadig

Hans Nadig is signature analysis project manager at HP's Santa Clara Division. Holder of an MS degree in electrical engineering from the Federal Institute of Technology in Zürich, he's been with HP since 1967, contributing to the design of instruments for Fourier analysis and serving as a project manager in the IC laboratory. Born in Berne, Switzerland, Hans served two years in the Swiss Army. He's a rock climber, a qualified instructor and guide in high-altitude mountaineering, and

a campaigner for environmental protection, especially through power conservation, in local government circles. He also participates in HP's career counseling program for high-school students, and enjoys photography and gardening. Hans is married, has two daughters, and lives in Saratoga, California.

Filed: 05/17/2005 Examiner: Phung M. Chung Art Unit: 2117

Appendix B

Atari Battlezone ™ Instructions for using Signature Analysis


Background

From: http://www.videotopia.com/games.htm

Battlezone, Atari Inc., 1980. Featuring the first truly interactive 3-D environment, Battlezone so impressed the United States Armed Forces that they commissioned Atari to build specially modified and upgraded versions for use in tank training. The Electronics Conservancy has secured one of these modified games, and it will be displayed in VIDEOTOPIA in the near future.



Screen shot from: http://tartley.com/wp-content/uploads/2007/05/800px-arcadeatari-battlezone1.png



Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 61 of 88

Examiner: Phung M. Chung Art Unit: 2117

From the Schematics

The Auxiliary PCB Math Box Circuitry

The Math Box Circuitry of the Battlezone Auxiliary PCB is connected to the Analog Vector-Generator PCB via the PCB harness interconnector. The Math Box Circuitry receives addresses EAB0 thru EAB4 (external address bus 0 thru 4) and provides data EDB0 thru EDB7 that results in the three-dimensional video of the Battlezone(TM) game.

A second connector on the Auxiliary PCB connects the control signals of the signature analyzer (SA). This header accepts a special harness connector that makes signature analysis extremely easy.

Signature Analysis of the Math Box Circuitry

During the self-test procedure, the Math Box Circuitry is quizzed. **T** displayed in the upper right-hand corner of the self-test video display Indicates that the Math Box Circuitry does not answer the question In the amount of time expected. Therefore, a **T** indicates a Math Box Circuitry failure.

Due to the complexity of this circuitry, we offer signature analysis as a simple means of isolating failing circuits. Signatures for this circuitry are presented In two forms:

- 1). at the actual test points In the Auxiliary PCB Math Box Circuitry schematic diagram (on Sheet 3. Side B), and
- 2) for your convenience, on the detail drawing of the Auxiliary PCB to the left of this text.

Since the Analog Vector-Generator PCB must be connected to the Auxiliary PCB, you may take signatures while the PCBs are installed in the game.

The following is the procedure for signature analysis of the Math Box Circuitry of the Auxiliary PCB:

A. Equipment Required:

1. Signature Analyzer (one of the following):

Atari C'A'T Computer-Assisted Troubleshooter. This is a signature analyzer and a RAM/ROM tester combined. For more information contact Atari, Inc., Field Service/Coin-Op Division, P.O. Box 427, Sunnyvale, CA 94086.

 Jed Margolin
 Serial Number: 11/130,939
 Filed: 05/17/2005
 Sheet 62 of 88

Examiner: Phung M. Chung Art Unit: 2117

OR

Kurz-Kasch Signature II signature analyzer. For more information contact Kurz-Kasch, 711 Hunter Drive, Wilmington, Ohio 45117.

OR

Hewlett-Packard Model 5004A signature analyzer. For more information contact Hewlett-Packard, Scientific Instruments Div., 1501 Page Mill Road, Palo Alto, CA 94304.

For local dealers, check the Yellow Pages under "Electronic Equipment and Supplies."

2. SA Harness Assembly:

Atari part number A036836-01. You can make one of these yourself. Above is an illustration of its construction.

- 3. Three jumper wires with "hook" connectors on each end.
- 4. Pullup resistor as follows: 1K to 1.5K ohm, 1/4 watt resistor.

B. Signature Analysis Setup Procedure

- 1. Connect Signature Analyzer to the matching pins of SA connector on the SA Harness assembly. In other words, GND should match up with GND, etc.
- 2. Set Self-Test Switch of Battlezone(TM) game to ON. After approximately three seconds, the TV monitor should display the self-test pattern.
- 3. Jumper top end of 1K-ohm resistor R129 (located immediately between and below C [center] and L [left) COIN test points of Analog Vector-Generator PCB to ground five times, or until video display Is blank. You will hear a short beep after the 5th grounding, also, the screen will display only a tiny dot In its center. **NOTE:** To avoid accidentally turning off the game by brushing against the interlock switch, we recommend putting tape over the switch.

Alternate: Jumper pin 5 of Analog Vector-Generator PCB edge-connector J20 to ground five times, or until video display is blank.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 63 of 88

Examiner: Phung M. Chung Art Unit: 2117

C. Signature Analysis Test #1 Procedure

1.	Plug	SA	Harne	ss As	sem	bly T	est#	1 0	conr	ector	onto	Sign	al A	∖naly	zer
hea	der o	n Au	ixiliary	PCB	(the	black	wire	on	the	conne	ector	should	be	at the	e top

- 2. Connect a jumper between pin 1 of IC B6 on the Analog Vector-Generator PCB and ground. This places a continuous RESET to the microprocessor on the Analog Vector-Generator PCB.
- 3. Set Signature Analyzer START to \checkmark , STOP to \checkmark and CLOCK to \checkmark .
- 4. Connect a jumper wire to each and of a 1K to 1.5K-ohm resistor. Connect one jumper wire to +5V test point on Auxiliary PCB. Connect other jumper wire to the tip of the Signature Analyzer probe.
- 5. Verify that setup procedure was correct by probing (touching probe to) the +5V test point. The Signature Analyzer should indicate **CC34**. If not **CC34**, remove the jumper from pin 1 of IC B6. Return to *B. Signature Analysis Setup Procedure* and once again do step 3.
- 6. Probe for signatures as shown In Figure 1 to the left. It all signatures are correct, continue with *D. Signature Analysis Test #2A Procedure*. If any signatures are incorrect, probe for signature at **CC34** on +5V test point. If not **CC34**, remove jumper from pin 1 of IC B6. Return to *B. Signature Analysis Setup Procedure* and once again do step 3. If +5V is **CC34**, refer to *G. Isolating a Failing Circuit*,

D. Signature Analysis Test #2A Procedure

- 1. Remove 1K to 1.5K-ohm jumper wire from Signature Analyzer probe.
- 2. Plug SA Harness Assembly Test #2 connector onto Signature Analyzer header on Auxiliary PCB.
- 3. Remove jumper from pin 1 of IC B6 on the Analog Vector-Generator PCB.
- 4. Set Signature Analyzer START to _____, STOP to ____ and CLOCK to ____.
- 5. Verify that setup procedure was correct by probing + 5V for a signature of **3951**. If not **3951**, return to *B. Signature Analysis Setup Procedure* and once again do step 3, then return to this step.
- 6. Probe for signatures as shown in Figure #2A to the left. If all signatures are correct, continue with *E. Signature Analysis Test #2B Procedure*. If a signature is incorrect, refer to *Isolating a Failing Circuit*.

Serial Number: 11/130,939 Filed: 05/17/2005 Examiner: Phung M. Chung Art Unit: 2117

E. Signature Analysis Test #2B Procedure

- 1. Make sure the SA Harness Assembly Test #2 connector is plugged onto Signature Analyzer header on Auxiliary PCB.
- 2. Make sure jumper is removed from pin 1 of IC B6 on the Analog Vector-Generator PCB.
- 3. Set Signature Analyzer START to \longrightarrow ,STOP to \bigcirc and CLOCK to \longrightarrow .
- 4. Verify that setup procedure was correct by probing +5V for a signature of **3951**, if not **3951**, return to *B. Signature Analysis Setup Procedure* and once again do step 3, then return to this step.
- 5. Probe for signatures as shown In figure #2B to the left. If all signatures are correct, continue with *F. Signature Analysis Test #3 Procedure*. If a signature is incorrect, refer to *G. Isolating a Failing Circuit*.

F. Signature Analysis Test #3 Procedure

- 1. Plug SA Harness Assembly Test #3 connector onto Signature Analyzer header on Auxiliary PCB.
- 2. Make sure jumper is removed from pin 1 of IC B6 on the Analog Vector-Generator PCB.
- 3. Set Signature Analyzer START to \checkmark , STOP to \checkmark and CLOCK to \checkmark .
- 4. Verify that setup procedure was correct by probing +5V for **3951**. If not **3951**, return to *B. Signature Analysis Setup Procedure* and once again do step 3, then return to this step.
- 5. Probe for signatures as shown in Figure #3 to the left. If all signatures are correct, then Math Box Circuitry of Analog Vector-Generator PCB is OK.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 65 of 88

Examiner: Phung M. Chung Art Unit: 2117

G. Isolating a Failing Circuit

If you find an incorrect signature, find the signature test point of the Math Box Circuitry on Sheet 3, Side B. Locate the IC from which the signature is being output. Check all inputs of that IC.


If all Input signatures are correct: Remove the Auxiliary PCB from the circuit. Check the circuit traces common to the failing IC pin on both the top and bottom of the PCB for shorts to another circuit trace. If the circuit traces are not shorted, then replace the failing IC.

If an Input signature Is incorrect: Locate on the schematic the IC source of the failing signature. Check the input signatures of that IC. If all input signatures are correct, then that is the failing IC. If this IC has a failing input signature, then continue "upstream" in the circuit flow until the failing IC is isolated.

Examiner: Phung M. Chung

Art Unit: 2117

A Section from the Battlezone schematics showing a pictorial representation of pin locations and signatures.




Examiner: Phung M. Chung

Art Unit: 2117

Sheet 67 of 88

A section of the schematics showing signatures.



 All signatures with an asterisk are taken with a 1K ohm pullup resistor attached between the signature analyzer data probe and +5 VDC.


The full set of Battlezone schematics can be downloaded at www.jmargolin.com/bz/BZ_DP-156 2nd Printing.pdf (2.3 Mbytes PDF)

Jed Margolin Reno, NV September 10, 2007

Appendix C

SEMICONDUCTOR MEMORIES

A Handbook of Design, Manufacture, and Application
Second Edition



Betty Prince

Sheet 68 of 88



Serial Number: 11/130,939 Filed: 05/17/2005 Examiner: Phung M. Chung Art Unit: 2117

Semiconductor Memories

A Handbook of Design,
Manufacture and Application
Second Edition

Betty Prince
Texas Instruments, USA

Examiner: Phung M. Chung Art Unit: 2117

Second edition of the book Semiconductor Memories by B. Prince and G. Due-Gundersen

Copyright © 1983, 1991 by John Wiley & Sons Ltd. Baffins Lane, Chichester West Sussex PO19 1UD, England

All rights reserved.

No part of this book may be reproduced by any means, or transmitted, or translated into a machine language without the written permission of the publisher.

Other Wiley Editorial Offices
John Wiley & Sons, Inc., 605 Third Avenue,
New York, NY 10158-0012, USA

Jacaranda Wiley Ltd, G.P.O. Box 859, Brisbane, Queensland 4001, Australia

John Wiley & Sons (Canada) Ltd, 22 Worcester Road, Rexdale, Ontario M9W 1L1, Canada

John Wiley & Sons (SEA) Pte Ltd, 37 Jalan Pemimpin #05-04, Block B, Union Industrial Building, Singapore 2057

Library of Congress Cataloging-in-Publication Data

Prince, Betty.

Semiconductor memories / Betty Prince. — 2nd ed.
p. cm.
Includes bibliographical references and index.
ISBN 0 471 92465 2
1. Semiconductor storage devices. I. Title.
TK7895_M4P74 1991 91-6943
621.39'732—dc20 CIP

British Library Cataloguing-in-Publication Data

Prince, Betty
Semiconductor memories. — 2nd ed.
I. Title
621.3815
ISBN 0 471 92465 2

Typeset by Techset Composition Limited, Salisbury, Wiltshire Printed in Great Britain by Courier International, East Kilbride Serial Number: 11/130,939 Filed: 05/17/2005 Examiner: Phung M. Chung Art Unit: 2117

ACKNOWLEDGEMENTS

I would like to thank all those who contributed information and the many experts in various memory fields who proof read chapters and offered suggestions. In particular Roelof Salters, who is technical advisor to the Philips Advanced Memory Design Center and Design Manager for the JESSI Design Team at Philips, for advice and suggestions throughout the book.

Fred Jones of Dataquest, Con Gordon and Pieter te Booij of Philips, and Jim Benson of TI for reading and offering helpful suggestions on Chapters 1 and 2.

Hein van Bruck and Rien Galema of the Philips Central Applications Laboratory, and Bill Vogley of TI for reviewing and for helpful suggestions on Chapter 3.

Ad Bermans, of the European JESSI Office, formerly Advanced Technology Manager of the Philips I.C. Technology center, and Maartin Vertregt of the Philips Advanced Memory Design Center for reviewing and for suggestions on Chapter 4.

Cormack O'Connell, Design Team Leader at Mosaid, and Howard Sussman, Design Manager at NEC, for reviewing and for many suggestions on Chapter 5.

Howard Sussman, and Ad van Zanten, Design Manager of the Philips Advanced Memory Design Centre, for suggestions on Chapters 6 and 7 and Joe Hartigen of TI for comments on Chapter 7.

Frans List, SRAM Design Managers at Inmos, and Ad van Zanten for reviewing and for many helpful suggestions on Chapters 8 and 9.

Roger Cuppens, Non-volatile Design Manager of the Philips Advanced Memory Design Center, for reviewing and offering suggestions on Chapters 10, 11 and 12. Sebastiano D'Arrigo, flash EPROM Design Manager, of T.I. for reviewing and offering helpful suggestions on Chapter 11, Don Knowlton of Waferscale Integration for reviewing Chapters 11 and 12 and Howard Sussman of NEC for reviewing Chapter 10.

Henk Kiela of the Philips Package Development Group and Daniel Baudouin of TI for suggestions on Chapter 13.

Reese Brown, who is now a private consultant and formerly Components Manager of Unisys, for helpful suggestions on the reliability aspects of Chapter 14, and J. Weidenhofer of the DRAM Test Department at Siemens and John Salter, Production Engineering Manager at the Philips Submicron Technology Facility, for help on the test sections of this chapter.

Albert Maringer of Siemens for contributing material and for helpful suggestions on Chapter 15. Frank Stein and Sharon Phelan for helpful suggestions on editing.

Pallab Chatterjee of TI whose inspiring opening talk of the 1990 VLSI Technology

Jed Margolin

Serial Number: 11/130,939 Filed: 05/17/2005

Examiner: Phung M. Chung

ed: 05/17/2005 Sheet 72 of 88 Art Unit: 2117

Symposium contributed to the writing of Chapter 16, and Earnest Powell of TI for suggestions on Chapter 16.

Finally I would like to thank Dr Theo Claasen, Director of Design at Philips, for his inspiration and encouragement throughout this book.

While the author gratefully acknowledges the above noted comments and suggestions, all errors in the final version remain strictly the responsibility of the author, who would greatly appreciate being notified of such errors so they can be corrected in subsequent printings.

Serial Number: 11/130,939 Examiner: Phung M. Chung Filed: 05/17/2005 Art Unit: 2117

700




Figure 14.1

Final test time for various DRAM densities by year of production (assuming similar test flow).

Highly sophisticated test algorithms have been developed with the aim of reducing test time while maintaining the required quality.

Figure 14.1 illustrates test timing improvements for various densities of DRAMs from the point of device introduction followed by an engineering experience curve until an optimum and stable situation is reached in about the third year of production.

The average test time required for the different types of MOS memory products varies considerably. DRAMs and SRAMs of similar densities have similar test times. Products such as EPROMs take a factor of 10 increase in test time. Since test time impacts the throughput of the product line and is allocated in overhead on expensive test equipment it adds considerably to the cost of production. Figures 14.2(a) and (b) show memory test equipment being used.

14.2 FAILURE MODES AND TEST PATTERNS


The rapid growth in circuit complexity has greatly increased the difficulty and cost of testing memories.

Semiconductor memory testing can be basically reduced to four different groups: *Cell test* Every cell must be capable of storing a logic '0' and a logic '1' for a given minimum amount of time and, if the memory is writable, must be capable of being changed from one state to the other.

Filed: 05/17/2005 Art Unit: 2117

FAILURE MODES AND TEST PATTERNS

701






Figure 14.2

Examples of memory test. (a) Volume production final electrical test showing memory test machines and handlers. (b) Sample electrical test at outgoing inspection. ([60] 1990, with permission of NMB Semiconductor.)

Data in-out test Sense lines and data in-out lines must be capable of recovering from read-write operations. Sense amplifiers have to operate within the small, specified voltage or charge levels.

Address decoder test Every cell must be correctly and uniquely addressed by the decode logic.

Disturb testing The accessing of one part of the memory array must not affect any other part.

Serial Number: 11/130,939 Filed: 05/17/2005 Examiner: Phung M. Chung Art Unit: 2117

MEMORY ELECTRICAL AND RELIABILITY TESTING

702

Special test Functions specified for different memory types must be checked and verified operational. This will include the testing of control lines such as chip enable, output enable, chip select, or special logic circuits.

The design of a sequence of test patterns to check the necessary failure condition for a memory device calls for not only thorough component knowledge, but also an in-depth understanding of various MOS failure mechanisms.

It is important to test for the maximum number of failure modes for the test pattern chosen, while at the same time avoiding combinations of standard patterns which result in double testing, or in checking for unnecessary conditions.

A few common memory failure modes highlighting the above failure groups are listed.

- Cell: 'stuck-at' failures, open or short circuits, leakage, adjacent cell disturbance.
- Access times: minimum and maximum to specification.
- Address decoder: open or short circuits, noise, high sensitivity.
- Sense amplifier: recovery time.
- Refresh times: minimum.
- Clocks.
- Write: recovery time.

'Stuck-at' cell failures are one of the commonest forms of failure. In this mode the single cell bit is simply 'stuck' at '1' or '0'. Complex tests are not necessary to determine this type of failure.

Additional failure modes specifically related to different memory families also have to be screened for and will add to the above list.

A variety of standard test patterns are commonly used for screening out most known failures. Figure 14.3(a) illustrates some test pattern types with corresponding test time constants and failure descriptions.

The test time required is calculated by substituting N with memory size (or number of bits) followed by multiplication by the cycle time used. It can be seen that most tests fall within three different categories: 2N, $2N^{3/2}$, or N^2 . Test time is mostly dependent on memory size, cycle time, and test pattern performed.

Figure 14.3(b) illustrates test times as a function of memory size for 2N, $2N^{3/2}$, and $2N^2$ type patterns.

A typical test pattern sequence might include the following.

- 1. All '1' or all '0'.
- 2. Checkerboard

Serial Number: 11/130,939 Examiner: Phung M. Chung Filed: 05/17/2005 Art Unit: 2117

FAILURE MODES AND TEST PATTERNS

703

Pattern	Constant	Failure		
March	10 <i>N</i>	Cell access		
Walking pattern	$2(N^2+N)$	Multiple address sense amplifier recovery		
Galloping pattern	$2(N^2+N)$	Multiple address sense amplifier recovery		
Sliding diagonal	$2(3N^{3/2}+5N)$	Cell testing, diagonal		
Galloping column	$2(3N^{3/2}+6N)$	Cell testing, columns		

(a)

Pattern	1k	4k	16k	64k	256k
2N	0.41	1.64	6.55	26.2	76.8
2N ^{3/2}	13.57	104.8	83 9	6710.9	53,687
2 N ²	439	6710.9	107 347	1717 987	27 487 792

(b)

Figure 14.3

(a) Typical test patterns with corresponding test time constants and failure descriptions 'N' is the device bit density. (b) Illustrative test times as a function of density. (Reproduced with permission of John Wiley.)

- 3. Stripe
- 4. Marching
- 5. Galloping
- 6. Sliding diagonal
- 7. Waling
- 8. Ping-Pong.

Numbers 1 to 4 are called 'N' patterns. These can check one sequence of N bits of memory by at most using the given pattern several times. Numbers 5 to 7 are called N^2 patterns. These need several times of N^2 patterns to check one sequence of N bits of memory. N^2 patterns have a long test time for high density memories. For example, a 64k RAM takes about 30 minutes to test with a galloping pattern and a 1Mb RAM takes over 6 hours.


The first three patterns in the sequence shown can check the array but are not sufficient to check the decoder circuits. The marching pattern is the simplest pattern which will check out the function of the memory. A description follows as an example of a typical marching diagonal test pattern.


Serial Number: 11/130,939 Examiner: Phung M. Chung Filed: 05/17/2005 Art Unit: 2117

704

A marching pattern is a pattern in which '1's march into all '0's. The procedure is as follows.

- 1. Clear all bits to '0'.
- 2. Read '0' from '0'th address and check that read data are '0'.
- 3. Write 'I' on 0th address.
- 4. Read '0' from 1st address, and check read data are '0'.





Various Shmoo plots showing functional device parameter regions for DRAMs. (a) $V_{\rm CC}$ plotted against $\overline{\rm CE}$ (From Benevit *et al.* [37], AT & T 1982, with permission of IEEE), (b) $V_{\rm CC}$ plotted against $\overline{\rm RAS}$, (c) $V_{\rm CC}$ plotted against $\overline{\rm CAS}$. (From Kantz [45], Siemens 1984, with permission of IEEE.)

Serial Number: 11/130,939 Filed: 05/17/2005 Examiner: Phung M. Chung Art Unit: 2117

TESTING DRAMS AND SRAMS

705

- 5. Write '1' on 1st address.
- Repeat for N addresses until all are '1's.
- 7. Repeat 2 to 6 reading '1's and writing '0's until all data are '0'.

The commonest kind of 'stuck-at' failures can be found by this type of test. Test information can be presented as follows.

 Shmoo plots show the interaction between device parameters by plotting the range of functional parameter sets. Figure 14.4(a) shows the relation between V_{CC} and \overline{CE} access time on a 256k DRAM. The plot shows a 40 ns chip enable access time at 5 V for the device under test. Figure 14.4(b) shows $V_{\rm CC}$ as a function of \overline{RAS} access time and Figure 14.4(c) shows V_{CC} as a function of CAS access time.

Asterisks denote the regions where the part is functional. Shmoos are generally used for device characterization, intersystem correlation, test program development, process and device correlation, and failure analysis.


- Accumulative Shmoo plots are derived from superimposing several Shmoos from different components.
- Wafer mapping is shown in Figure 14.5(a). This is used for probe yield analysis. wafer fabrication defects analysis, mask defect analysis, alignment problems, and system correlation. This is an accumulative representation of several wafers where the total failures for each die location are given as a percentage.
- Bit mapping: this gives fail-pass information for every bit or cell location of the memory under test. The results can be displayed on a color graphics terminal or printed. Real time bit mapping is fast and very effective during failure analysis, process evaluation, probe yield enhancement, pattern sensitivity detection, data retention (EPROMs) testing, pattern verification (ROMs) and device characterization. Figure 14.5(b) for example, shows a bit map of a 16k RAM as a 178 by 178 matrix. The vertical dotted line illustrates a number of faulty bits.

14.3 TESTING DRAMS AND SRAMS

The various memory types of families such as ROMs, EPROMs, or RAMs will have different testing requirements due to differences in device characteristics, failure mechanisms, and operating modes. We will discuss special test considerations for dynamic and static RAMs, EPROMs, EEPROMs, and embedded memories.

14.3.1 Fault coverage considerations

The major problem in RAM testing is obtaining good fault coverage. As RAM density increases and advanced technologies and circuit techniques bring with them more complex failure modes, testing time increases rapidly.



(a) Wafer mapping of 16k DRAM. (b) Bit map of 16k DRAM. (From Prince and Due-Gundersen [64] 1983.)

For example a simple sliding diagonal test requires several hours to perform on a single 1Mb RAM chip. The more complex galloping pattern (GALPAT) test requires a testing time proportional to N^2 for an N-bit RAM. If testing a 1k RAM takes a few seconds, then testing a 1Mb RAM may require several days. The extent of fault coverage in these tests is also not easy to define.

TESTING DRAMS AND SRAMS

707

Table 14.1 Normalized test times for dynamic RAMs.

Density	Normalized test time
65k	1.0
256k	3.1
1M	10.4

Normalized test times for various generations of DRAM are shown in Table 14.1 taken from a paper by TI [50] where the test time of the 64k DRAM is taken as '1' and it is assumed that the same test flow is used for all. If 8 bit parallel testing is used for the 1Mb DRAM then the test time is reduced from a factor of 10.4 to 2.0. Parallel testing is described more fully in the later section on DRAM test modes.

14.3.2 Failure modes

Most failure modes related to RAMs are well known with corresponding test patterns for effective testing. Typical RAM failure modes include

- 'stuck at' faults
- pattern sensitivity
- multiple writing
- refresh sensitivity (DRAMs)
- open—short circuits
- leakage current faults
- sense amplifier recovery
- access time
- voltage bump (DRAMs)

A combination of well known $N^{3/2}$ and N type test patterns will generally provide the solution to effective screening for most of these failure modes. When the characteristics of a specific device are known it is often possible to delete parts of the initial test program and obtain a substantial reduction of test times.

Mechanisms, which are frequently involved in these failure modes, are reviewed below.

Gate oxide defects can cause stuck-at faults such as stuck-at 0, stuck-at word line, bit-word line crosstalk, transmission line effects, and row decoder failures.

The major sources of pattern sensitive failure modes in DRAMs are neighborhood interference faults, sense amplifier recovery problems and bit-line imbalance faults.

Neighborhood interference faults are frequently due to leakage current mechanisms

Filed: 05/17/2005 Art Unit: 2117

708

which can depend on the pattern of stored data in the neighboring cells. When the leakage current flowing between one cell and another is sufficient to destroy the contents of the cell, a neighborhood interference fault is said to occur. The worst case is when all surrounding cells have the opposite state to the tested cell.

Sense amplifier recovery problems can be caused by parasitic capacitance and resistance, which can also cause slow sense amplifiers, and transmission line effects. Sense amplifier recovery faults occur when, after repeated writing of the same cell, the data read out from that cell are independent of the contents of the cell.

Bit-line imbalance faults are caused by the difference in the total leakage associated with the cells connected to the two bit-lines involved.

14.3.3 Voltage bump test for DRAMs

Voltage bumping, or fluctuations of the power supply voltage, can cause erroneous data to be read out of the RAM. The voltage bump problem demands some special testing and the voltage bump test is a particularly rigorous test for a DRAM.

A positive V-bump is defined as $V_{\rm CC}$ during the write operation being lower than $V_{\rm CC}$ during the read operation. This fluctuation of $V_{\rm CC}$ lowers the read out voltage from the memory cell and may cause a read error.

If a V_{CC} level cell plate is used, the positive V-bump raises the stored level in the cell. Since the dummy cell level is kept at V_{SS} in spite of the bump, a low level in the cell may read erroneously as a high level.




Figure 14.6
Typical dynamic RAM production flow charts.
(From Prince and Due-Gundersen [64] 1983.)

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 82 of 88


Examiner: Phung M. Chung Art Unit: 2117

Appendix D

From: http://www.arcade-history.com/?n=hard-drivin'&page=detail&id=1083

arcadehistory

Earth's biggest coin-operated machine database ...featuring 19051 machines



[Video Game] Hard Drivin' © Atari Games (1988)

DESCRIPTION

GENRES: Driving

Type of the machine: Video Game

Hard Drivin' © 1988 Atari Games.

Slide into the contoured seat and adjust it to fit the length of your arms and legs. Put your feet on gas and clutch pedals and try the stick shift. Select manual or automatic transmission, turn the ignition key and you're off!

It's the ride of your life. You feel the tires grip the road when you take a wide turn at high speed. You're alerted to the smallest change in the road by the feedback steering. You catch air as you fly the draw bridge and land on the down ramp. You control the car as it holds the road on the dizzying vertical loop.

Examiner: Phung M. Chung

Art Unit: 2117

Hard Drivin' might look like an arcade game but it drives like a real car. For the best lap times, drive Hard Drivin' as if it were a real car. The main difference between Hard Drivin' and a real car is that Hard Drivin' is much safer to drive. A player can test the limits of our car and his skill with no risk of personal injury, and follow a course that does not exist anywhere m the real world.

After inserting the proper number of coins to start the simulator, the player can select either an automatic or manual transmission. Turning the ignition key starts the simulator.

Drivers can choose between the stunt track or the speed track by following the posted signs on the road. Each player has a certain (operator-selectable) amount of time to reach a checkpoint or the finish line. Crossing checkpoints and the finish line rewards the player with (operator-selectable) bonus driving time.

With Hard Drivin' a player can test drive a high-powered sports car on a real stunt course. He can jump a draw bridge, negotiate a high-speed banked turn and drive a 360-degree vertical loop. These thrilling stunts, among others, provide the ultimate realistic driving experience.

Or maybe high-speed driving is a particular player's type of excitement. He can 'put the pedal to the metal' and try to keep control around the corners, weaving in and out of traffic while avoiding oncoming cars. All this, and more, await the player behind the wheel of Hard Drivin'.

Players especially enjoy the unique instant replay feature on Hard Drivin'. Every time a player crashes, the simulator records and replays the crash sequence. Not only will the player find this entertaining, but it is also informative. The instant replay shows the player exactly what he did wrong and why he crashed (If a player wants to skip the instant replay, he can press the abort switch or turn the key when the replay starts).

A skilled player finds the ultimate competition in the 'challenge' lap (or 'grudge match' as Atari Games likes to call it). The simulator remembers the path of the car driven by the best driver on record. When a player beats the qualifying lap time, he challenges the car of the past winner in a head-to-head race.

TECHNICAL

Game ID: 136052 (cockpit), 136068 (compact)

Main CPU : 68010 (@ 8 Mhz), TMS34010 (@ 6 Mhz), TMS34010 (@ 6.25 Mhz), ADSP2100 (@ 8 Mhz)

Sound CPU: 68000 (@ 8 Mhz), TMS32010 (@ 5 Mhz)

Sound Chips: DAC

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 84 of 88

Examiner: Phung M. Chung Art Unit: 2117

Screen orientation : Horizontal Video resolution : 508 x 384 pixels

Screen refresh: 60.00 Hz Palette colors: 1024

Hard Drivin' is equipped with center-feel steering with continuous force feedback, adjustable swivel seat, gas, brake and clutch pedals, four-speed stick shift, and a medium-resolution monitor.

TRIVIA

This was the world first driving simulator to use 3-D polygon graphics.

Despite claiming to be a real driving simulator, there were a lot of discrepancies between the game's software physics and the car physics on screen. However, the cockpit physics were considered very accurate at the time.

You may have noticed that the Credit Screen lists Doug Milliken as a Test Driver (See Staff section). He is listed as a Test Driver because Atari didn't want anyone to know what he really did. Hard Drivin' had to be as accurate as possible. That meant doing an accurate car model to mathematically describe the physics of how the parts of the car (engine, transmission, springs, shock absorbers, tires, etc.) react to each other, to the road and to the driver's inputs. The pioneer in the field (in the 1950s) was William Milliken of Milliken Research. His son, Doug, has continued his father's work. Doug is probably the world's leading expert in car modeling. Doug and his father wrote the book on car modeling.

Patents that come out of Hard Drivin' are:

5.005.148: 'Driving simulator with moving painted dashboard'.

5,354,202: 'System and method for driver training'.

5,577,913: 'System and method for driver training with multiple driver competition'.

Prior to the release of Hard Drivin', Namco had acquired a controlling interest in Atari games by 1986. The sharing of R&D information would spawn many games of the same polygon engine years later. It can be credited that the success of the Hard Drivin' engine set the trend for the high quality simulation games in the early 90's.

One of the buildings along the speed course, a small camouflage-painted building, if approached from behind (a non-trivial task, given the off-road time limit) has a sign above its normally-unseen door that says 'THE HUT'.

If the driver slowed down and stopped in front of one of the buildings, a 'keyhole' appeared on the building's door.

There is no apparent Ferrari license shown in any version of the game.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 85 of 88

Examiner: Phung M. Chung Art Unit: 2117

Jerry Landers holds the official record for this game with 529,800 points.

There were 15 officially released versions, counting 11 cockpit and 4 compact versions, including various British, German and Japanese versions.

A free, playable version of Hard Drivin' was displayed in the Franklin Institute Science Museum in Philadelphia, Pennsylvania in 1989.

UPDATES

Notes: In all British versions, you are in a right-hand drive car.

* Cockpit versions:

Revision 1:

- * World release.
- * Software version: 7.8.

Revision 2:

- * World release.
- * Software version: 7.9.

Revision 3:

- * World release.
- * Software version: 8.1.

Revision 4:

- * German release only.
- * Software version: 8.2.

Revision 5:

- * British release only.
- * Software version: 8.3.

Revision 6

- * British and Japanese releases only.
- * Software version: 8.4 for Japanese and 8.5 for British.

Revision 7

- * World, British and Japanese release.
- * Software version: 8.6 for all.

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 86 of 88

Examiner: Phung M. Chung Art Unit: 2117

* Compact versions:

Revision 1:

* World release.

* Software version: 2.9.

Revision 2:

* World, British and German releases.

* Software version: 3.1 for all.

TIPS AND TRICKS

If the driver made a hard left turn at the start of the game, a 'secret' track was available. The track was a long straight road leading to a very short circular track (a skid pad test track) around a tower.

SERIES

- 1. Hard Drivin' (1988)
- 2. Race Drivin' (1990)
- 3. Hard Drivin' II Drive Harder (1991, Atari ST, Commodore Amiga)
- 4. Hard Drivin's Airborne (1993)
- 5. Street Drivin' (1993)

STAFF

* Main:

Project leader, game designer, sound system, mech designer, force shifter, analog HW: **Rick Moncrief**

Techician, mech, designer, sound recording, dashboard shift, game designer: **Erik Durfey**

Software designer, game designer, car model, force feedback steering, SW tools: **Max Behensky**

Hardware designer, self test, instant replay, integer 3D algorithms, game designer: **Jed Margolin**

Game programming, display software, championship lap, game designer: **Stephanie Mott**

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 87 of 88

Examiner: Phung M. Chung Art Unit: 2117

* Others:

Cabinet designers : Mike Jang, Ken Hata

Graphics: Sam Comstock, Kris Moser, Deborah Short, Alan Murphy

Display math software: Jim Morris

ADDN'L programming: Gary Stark, Mike Albaugh, Ed Rotberg

ADDN'L hardware : Don Paauw

Marketing: Linda Benzler, Mary Fujihara

Sales : Shane Breaks

Mechanical designers: Jacques Acknin, Milt Loper, Geoff Barker

Test drivers : Doug Milliken, Dave Shepperd

Music: Don Diekneite

Management : Dan Van Elderen, Lyle Rains, Hide Nakajima

PORTS

Consoles:

Sega Mega Drive (1990) Atari Lynx (1991) Microsoft XBOX (2004, "Midway Arcade Treasures 2") Nintendo GameCube (2004, "Midway Arcade Treasures 2") Sony PlayStation 2 (2004, "Midway Arcade Treasures 2")

Computers:

Commodore C64 (1989)
Commodore Amiga (1989)
Atari ST (1989)
Amstrad CPC (1989)
Sinclair ZX Spectrum (1990)
PC [MS-DOS] (1990)
PC [MS Windows, CD-ROM] (2006, "Midway Arcade Treasures Deluxe Edition")

Jed Margolin Serial Number: 11/130,939 Filed: 05/17/2005 Sheet 88 of 88

Examiner: Phung M. Chung

Art Unit: 2117

Notes: Upon purchasing the Amiga version, a questionnaire contest was held where the first 5 people to answer correctly via a postcard sent to London would receive a free model Ferrari F-40 model car by January 8, 1990. The model car is 1/18th the size of the actual car.

LAST EDITION August 17, 2007

Electronic Acknowledgement Receipt			
EFS ID:	2223513		
Application Number:	11130939		
International Application Number:			
Confirmation Number:	4359		
Title of Invention:	Memory with integrated programmable controller		
First Named Inventor/Applicant Name:	Jed Margolin		
Customer Number:	23497		
Filer:	Jed Margolin		
Filer Authorized By:			
Attorney Docket Number:			
Receipt Date:	20-SEP-2007		
Filing Date:	17-MAY-2005		
Time Stamp:	20:21:13		
Application Type:	Utility under 35 USC 111(a)		

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

Document Number	Document Description	File Name	File Size(Bytes) /Message Digest	Multi Part /.zip	Pages (if appl.)
1	Applicant Arguments/Remarks Made	Mipc_foar.pdf	5101268	no	88
ı	in an Amendment		79858061ec7741c99acc610f946e2c0e 1cd6581e		
Warnings:					

Information:	
Total Files Size (in bytes):	5101268

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.



United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/130,939	05/17/2005	Jed Margolin		4359
23497 JED MARGOL	7590 06/25/200 IN	7	EXAM	INER
1981 EMPIRE	ROAD		CHUNG, F	PHUNG M
RENO, NV 895	021-7430		ART UNIT	PAPER NUMBER
		•	2117	
•	•			
			MAIL DATE	DELIVERY MODE
,			06/25/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)
	11/130,939	MARGOLIN, JED
Office Action Summary	Examiner	Art Unit
	Phung My Chung	2117
The MAILING DATE of this communication a	ppears on the cover sheet w	ith the correspondence address
Period for Reply	NAME OF TO EVOIDE AS	AONTHAN OR THIRTY (20) DAYS
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perions and the period for reply within the set or extended period for reply will, by stated and the period for reply will, by stated and the period for reply will, by stated and the period for reply will, by stated and patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI 1.136(a). In no event, however, may a od will apply and will expire SIX (6) MOI tute, cause the application to become A	CATION, reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on		
	his action is non-final.	
3) Since this application is in condition for allow	vance except for formal mat	ters, prosecution as to the merits is
closed in accordance with the practice unde	r Ex parte Quayle, 1935 C.I	D. 11, 453 O.G. 213.
Disposition of Claims	•	
4) Claim(s) 1-16 is/are pending in the application	on.	
4a) Of the above claim(s) is/are withd		
5) Claim(s) is/are allowed.		• • • • • • • • • • • • • • • • • • • •
6)⊠ Claim(s) <u>1-16</u> is/are rejected.	•	
7) Claim(s) is/are objected to.		·
8) Claim(s) are subject to restriction and	d/or election requirement.	
Application Papers		
9)☐ The specification is objected to by the Exam	iner.	
10)☐ The drawing(s) filed on is/are: a)☐ a	ccepted or b) objected to	by the Examiner.
Applicant may not request that any objection to t		
Replacement drawing sheet(s) including the corr		
11) The oath or declaration is objected to by the	Examiner. Note the attached	ed Office Action or form PTO-152.
Priority under 35 U.S.C. § 119		·
12) Acknowledgment is made of a claim for foreinga) All b) Some * c) None of:	ign priority under 35 U.S.C.	§ 119(a)-(d) or (f).
1. Certified copies of the priority docume	ents have been received.	•
2. Certified copies of the priority docume		
Copies of the certified copies of the p		n received in this National Stage
application from the International Bur		
* See the attached detailed Office action for a	ist of the certified copies no	t received.
		•
Attachment(s)	, –	Summan (DTO 412)
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 	Paper No	Summary (PTO-413) o(s)/Mail Date
3) Information Disclosure Statement(s) (PTO/SB/08)	5) Notice of 6) Other:	Informal Patent Application
Paper No(s)/Mail Date <u>5/17/05</u> .	0, Ottlet	·

Art Unit: 2117

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. Claims 1-16 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As per claims 1, 6 and 11, lines 2-4, "a) a memory array;

- b) a processor; and
- c) a processor RAM memory" the interconnection and/or interrelation between these elements are unknown and what are they for?. Appropriate correction is required.

As per claims 2-5, 7-10, 12-13, these claims are also rejected because they dependent upon the rejected base claim.

As per claim 14, lines 2-4, "a) providing a memory array;

- b) providing a processor; and
- c) providing a processor RAM memory" the interrelation between these steps are unknown and what they are for? Appropriate correction is required.

As per claims 15-16, these claims are also rejected because they dependent upon the rejected base claim.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that, form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

⁽b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2117

3. Claims 1-2, 6-7,11-12 and 14-15 are rejected under 35 U.S.C. 102(b) as being anticipated by Shelton et al (6,035,380).

As per claim 1, Shelton et al disclose a single chip integrated circuit, comprising: a memory array (102);

- (b) a processor (701);
- (c) a processor RAM memory (705);
- (d) a multiplexor (1202);

whereas said multiplexor controls and arbitrates access between said memory array, said processor, said processor RAM memory, and a user's system. (See Figs. 11 and 12, col. 11, lines 22-45 and col. 12, lines 10-65).

As per claim 2, Shelton et al further comprising a non-volatile memory (704).

As per claims 6, 11 and 14, these claims are rejected under similar rationale as set forth in claim 1.

As per claims 7, 12 and 15, these claims are rejected under similar rationale as set forth in claim 2.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 3, 8, 13 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shelton et al (6,035,380) in view of Fulks et al (4,194,113).

Art Unit: 2117

As per claim 3, the teaching of Shelton et al have been discussed above. Shelton et al further disclose a clock circuit (Fig. 14). They do not disclose that the clock circuit is a programmable clock. However, Fulks et al disclose a programmable clock (153). (See Fig. 5, col. 14, lines 53-68). Therefore, it would have been obvious to a person of ordinary skill in the art, at the time the invention was made, to incorporate the programmable clock as taught by Fulks et al into the clock circuit of Shelton et al so that it can produce a high speed programmable clock signals utilized to control the operation of a high speed processor (HSP). (See col. 14, lines 53-68).

As per claims 8, 13 and 16, these claims are rejected under similar rationale as set forth in claim 3.

6. Claims 4-5, and 9-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shelton et al (6,035,380) and further in view of Jarboe, Jr. et al (7,155,637).

As per claims 4-5, the teaching of Shelton et al have been discussed above. They do not disclose that a program is used by the processor to test the memory array. However, Jarboe, Jr. et al disclose that the program is used by the processor to test the memory array (col. 5, lines 53-63). Therefore, it would have been obvious to a person of ordinary skill in the art, at the time the invention was made, to incorporate the program that is used by the processor to test the memory array as taught by Jarboe, Jr. et al into the invention of Shelton et al so that test program can be used to test memory array to detect errors and the test program can be stored in the processor RAM memory for relater used.

Art Unit: 2117

As per claims 9-10, these claims are rejected under similar rationale as set forth in claims 4-5.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Phung My Chung whose telephone number is 571-272-3818. The examiner can normally be reached on Monday to Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis-jacques can be reached on 571-272-6962. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Phung My Chung

Primary Patent Examiner

Art Unit 2117

Approved for use through 07/31/2006, OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Index the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Complete if Known Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Application Number 11/130,939 5/17/05 Filing Date First Named Inventor Jed Margolin Art Unit 2117

(Use as many sheets as necessary) 1 Sheet

Examiner Name Phung Chung Attorney Docket Number

			U. S. PATENT	DOCUMENTS	
Examiner initials*	Cite No.	Document Number Number-Kind Code ^{2 (7 troom)}	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
/PC/		^{US-} 4,498,155	02-05-1985	Rao	
		^{US-} 4,757,503	07-12-1988	Hayes, et al.	
		^{US-} 5,461,328	10-24-1995	Devereaux, et al.	
		^{US-} 5,553,229	09-03-1996	Margolin	
		^{US-} 5,766,979	06-16-1998	Budnaitis	
\mathbf{V}		^{US-} 6,020,750	02-01-2000	Berger, et al.	
/P.C/		^{US-} 6,154,861 _{US-}	11-28-2000	Harward	
		US-			
		US-			
		US-			
		US-			·····
		US-			

FOREIGN PATENT DOCUMENTS						
Examiner	Cite	Foreign Patent Document	Publication Date	Name of Patentee or	Pages, Columns, Lines, Where Relevant Passages	
Initials*	No.1	Country Code ³ Number ⁴ Kind Code ⁶ (# known)	MM-DD-YYYY	Applicant of Cited Document	Where Relevant Passages or Relevant Figures Appear	To
		•			***************************************	Г
, , , , , , , , , , , , , , , , , , , ,					**************************************	Г
******************			• • • • • • • • • • • • • • • • • • •	***************************************	- 	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1)·····································		**************************************	• 10 • 14 00 • 24 • 10 1 • 20 • 11 • 20 • 12 • 24 • 12 • 24 • 24 • 24 • 24 • 24	T

Examiner Signature	/Phung Chung/	Date Considered	06/22/2007
-----------------------	---------------	--------------------	------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at www.uspio.gov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Notice of References Cited Application/Control No. 11/130,939 Examiner Phung My Chung Applicant(s)/Patent Under Reexamination MARGOLIN, JED Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,035,380	03-2000	Shelton et al.	711/163
*	В	US-7,155,637	12-2006	Jarboe et al.	714/8
*	С	US-4,194,113	03-1980	Fulks et al.	714/732
*	D	US-4,168,796	09-1979	Fulks et al.	714/734
*	Е	US-2006/0273809	12-2006	Miller et al.	324/754
	F	US-			
	G	US-			
	Н	US-			
	-	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Index of Claims

Date

Applie	cation	n/Control	No.

11/130,939

Phung My Chung

Examiner

Reexamination

Applicant(s)/Patent under

MARGOLIN, JED

Art Unit

Rejected

Claim

Original 6/19/07

(Through numeral)

Non-Elected N

Interference

. Appeal Α Objected

Allowed

-	Cancelled
÷	Restricted
	Claim

Cla	Claim		Date							
76	Original									
Final	iĝ									
<u> </u>	ŏ									
<u> </u>										
	51									
	52									
	52 53	\vdash			М				_	
-	53	Н	_	-	Н				_	
	54 55	ш	_							
	55									
	56									
	57									
	58									
-	59			_	-		_		-	
-	00			_	H			\vdash	\vdash	—
-	60			_	_			\vdash		
	61				Ш.					
	62	L			L.			L		
	63									
	64									
	65				Ε.	_			\vdash	
-	66	-	-	Н	H		-	\vdash	<u> </u>	_
\vdash	66 67	<u> </u>	<u> </u>	<u> </u>	\vdash		<u> </u>	 	<u> </u>	
L	67	ļ		\vdash	L.	_	<u> </u>		<u> </u>	
	68									
	69		,							
	70									
	71	H		\vdash	_	\vdash		-		
	72	\vdash	_	⊢	-			H		-
	72 73	H	_	<u> </u>		_	<u> </u>	H	_	-
	73	L.		_				<u> </u>		_
	74 75							L	L	
	75									
	76									
	77			\vdash						
-	77 78	H	_	-		_	\vdash	\vdash	\vdash	
	70	_		 	-		⊢	⊢	 	
<u> </u>	79			<u> </u>			\vdash		<u> </u>	
	80			ļ			$oxed{oxed}$	<u></u>		
	81									
	82			_			_	_	_	
	83					П		<u> </u>		
	84		Н			Н	 	_	\vdash	
-	85	\vdash	├	\vdash		 	\vdash	\vdash	\vdash	Н-
	00		<u> </u>	├	\vdash	H	⊢	<u> </u>	⊢	<u> </u>
<u> </u>	86	\vdash	_	ļ	L	<u> </u>	<u> </u>	<u> </u>	<u> </u>	_
	87	_	<u> </u>		L	<u> </u>	<u> </u>			<u> </u>
L	88	L	L_	L	L	L	L	L	L	L
	89									
	90				T	_	Ī.			
		\vdash	\vdash		\vdash	-	 	 		\vdash
	91	\vdash	ᆣ	\vdash	⊢		\vdash	-	\vdash	\vdash
<u> </u>	92	-		<u> </u>	\vdash	\vdash	<u> </u>	-	 	\vdash
L	93	<u> </u>	<u> </u>		<u> </u>	L	<u> </u>	L_	L	_
	94	L	L	L				$oxed{oxed}$	$ldsymbol{ld}}}}}}$	<u> </u>
	95		_		1			1	_	_
	96	T-		Г	Г	Г		Π		
	97	\vdash	┢	┢	\vdash	\vdash			 	
	98	\vdash		-	├─	 	\vdash		\vdash	\vdash
-	30	├	<u> </u>	-	\vdash	-	-	-		
L	99	<u> </u>		⊢	\vdash	<u> </u>		ـــــ	ļ	<u> </u>
L	100			<u> </u>	<u> </u>	<u> </u>		<u> </u>		

Claim		Date								
Final	Original									
	101									
	102	_					L.			\dashv
	102 103					_			Ш	_
	104			_						\Box
	105 106 107	_		_	_				Ш	\Box
	106	_		L	<u> </u>			_	Ш	_
	107		_	_		_				
	108 109 110			<u> </u>	_		_	\vdash	<u> </u>	\dashv
	109	_	_	<u> </u>				\vdash	<u> </u>	\dashv
	110	-		┝	-	_			⊢	-
	111		-	 					\vdash	
	112		<u> </u>	\vdash	-	\vdash	-	H	\vdash	
	113	\vdash	\vdash	\vdash	 	Ь.	H	\vdash	\vdash	\vdash
	111 112 113 114 115 116 117	\vdash	├	-	\vdash		H	-	\vdash	$\vdash\vdash$
	116		\vdash	\vdash	-		H	\vdash		
	117			-			Н	\vdash		П
	118			_			Г	\vdash	\vdash	
	119	\vdash	\vdash				_			
	120							Г	П	
	121		_	Г						
	122									
	123									
	118 119 120 121 122 123 124 125 126 127 128 129 130									
	125			<u></u>		_	_	L		
	126		<u> </u>				ļ			Ш
	127		┕		<u> </u>	<u> </u>	<u> </u>	_		Ш
ļ	128		<u> </u>		L	ļ	<u> </u>	-		Ш
	129	_	<u> </u>		_	<u> </u>	⊢			\vdash
├	130	-	<u> </u>	-	_	┝	┝	<u> </u>		Н
	132		 	-		├	-			Н
	132				⊢	├	┢			Н
	133 134 135	-	-	\vdash	\vdash			-		Н
	135		_	-		┢┈	-	-	_	
	136	\vdash				-	_			Н
	137	\vdash	_	\vdash	_	<u> </u>				
	136 137 138 139 140									
	139									
	140									
	141									
	142									Щ
	143	$ar{\Box}$	_		<u> </u>	L	$ldsymbol{ldsymbol{ldsymbol{eta}}}$			$oxed{oxed}$
<u></u>	144		<u> </u>	$ldsymbol{f eta}$	<u> </u>	L	<u> </u>	_	<u> </u>	<u> </u>
<u> </u>	145	<u> </u>	_	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	\sqcup
<u> </u>	146	 	<u> </u>	<u> </u>	_	<u> </u>	<u> </u>	<u> </u>	<u> </u>	
<u> </u>	147			 	<u> </u>	\vdash	<u> </u>	├—	├-	Н
<u> </u>	148	├ —	<u> </u>	-	-	-	 	-	\vdash	\vdash
	149	⊢	-		\vdash	\vdash	\vdash	├	├	\vdash
L	150	<u> </u>	L	<u></u>			Ь.	<u></u>	L	<u> </u>

Search Notes

Application/Control No.	Applicant(s)/Patent under Reexamination
11/130,939	MARGOLIN, JED
Examiner	Art Unit
Phung My Chung	2117

SEARCHED							
Class	Subclass	Date	Examiner				
,							
	1						
		i					

INTERFERENCE SEARCHED								
Class	Subclass	Date	Examiner					
	.]		-					
		٠						

SEARCH NO (INCLUDING SEARCH)
	DATE	EXMR
EAST searched 714/718, 724, 725, 726,; 365/200, 201. See print out	6/19/2007	PMC
EAST searched see printout	6/21/2007	РМС
·		
		,



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 4359

SERIAL NUMBER 11/130,939	FILING OR 371(c) DATE 05/17/2005 RULE	C	CLASS 714	GRO	JP AR1 2117	UNIT		ATTORNEY OCKET NO.
This appln clai	San Jose, CA; FA ***********************************	4 05/24/2 ****	ne pro	ENTITY	**			
Foreign Priority claimed 35 USC 119 (a-d) conditio met Verified and Acknowledged Ex	Allowance pm		STATE OR COUNTRY CA	SHEETS TOTAL INDEPENDENCE CLAIMS 6 16 4				
23497 TITLE	ed programmable contro	oller	•	-				
RECEIVED No.	S: Authority has been g to charge/cr for following	edit DEF	aper POSIT ACCOU	NT	1.1 time)	6 Fees (7 Fees (8 Fees (Proce	essing Ext. of

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	96	test\$3 and (memory array same test program)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:18
L2	1391	test processor\$1	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:19
L3	3	l1 and l2	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:24
L4	1804	programmable clock\$1	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:19
L6	5	I2 and I4	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:20
L7	57571	memory array	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:20
L8	3	l6 and I7	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ `	ON	2007/06/21 18:20

L9	2907	test controller	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:25
L10	47469	program memory	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:25
L12	1038472	RAM or ROM	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:25
L13	22122	l10 and l12	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:25
L15	92	113 and 19	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:26
L17	7	115 and 17	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:26
L19	2	I17 and I1	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:27

Page 2

L21	203267	MUX or multiplexer\$1 or multiplexor\$1	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:27
L22	. 1	119 and I21	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:27
L23	3	I21 and I8	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/21 18:27

PLUS Search Results for S/N 11130939, Searched Tue Jun 19 09:43:13 EDT 2007 The Patent Linguistics Utility System (PLUS) is a USPTO automated search system for U.S. Patents from 1971 to the present PLUS is a query-by-example search system which produces a list of patents that are most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

conton, cm a a	
5899961 99 5698876 98 4569048 97 6144595 97 6237122 97 4500993 97 4862459 97 4879689 97 4984153 97 5383143 97 5475646 97 5477494 97 5523980 97 5654971 97 5961653 97 5963249 97 5963249 97 6215712 97 6215712 97 6215712 97 4339819 96 4379265 96 4414669 96 4414669 96 4429389 96 4430735 96 4455654 96 4493073 96 4455654 96 4493073 96 4554630 96 4493073 96 4510603 96 4510603 96 4554630 96 4912710 96 4964033 96 4912710 96 4964033 96 4912710 96 5258986 96 5317573 96 5325367 96 5325367 96 5423029 96 5455796 96 5513318 96 5524209 96 555271 96	5748543 96
5513318 96	
5691951 96 5740412 96	

5742615 96

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	410432	load\$3 and (test program same processor\$1 or controller\$1 or test controller\$1)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:36
L2	2333527	processor RAM memory or TCPU RAM memory or test processor RAM memory or RAM or memory	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:33
L3	3748	(MUX\$2 or multiplexer\$1 or multiplexor\$1) same (memory array)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:32
L4	296	single chip memory	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:35
L5	111805	non adj volatile memory	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:36
L6	3748	I2 and I3	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:36
L7	2441710	(processor\$1 or controller\$1 or test controller\$1)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:36

L8	2531	l6 and l7	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:37
L9	755	l8 and l5	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:37
L10	5	19 and 14	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:58
L11	2	110 and 11	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:37
L12	755	18 and 19	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:58
L13	37867	714/718 or 714/724 or 714/725 or 714/726 or 714/? or 365/201 or 365/200 or 365/? or 716/4 or 716/? or 702/?	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:59
L14	164	I12 and I13	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 17:59

145	164	l13 and l14	US-PGPUB;	ADJ	ON	2007/06/19 18:00
L15	164	113 and 114	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/00/13 18:00
L16	14254	test program	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:01
L17	345	data pattern matching	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:01
L18	8392	moving data	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:01
L20	2147	graphic primitive	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:02
L21	14631	data encryption	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:02
L22	1813	data decryption	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:02

	<u> </u>	·				
L23	39830	i16 or l17 or l18 or l20 or l21 or l22	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:03
L24	24777	17 and 123	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:04
L25	6	l24 and l15	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:32
L26	2001	(MUX\$2 or multiplexer\$1 or multiplexor\$1) with (memory array)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:32
L27	3196	test interface or TCPU interface or test controller interface	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:33
L28	67972	MADR or memory address	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:34
L29	75061	MDATA or memory data	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:34

Page 4

L30	33579	memory array same (data or MDATA or address or MADR)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:35
L31	779	(I28 or I29) and I26	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:35
L32	762	I30 and I31	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:35
L33	47427	program memory	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ .	ON	2007/06/19 18:36
L34	5681	I33 and I5 and I7	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:37
L35	95	I26 and I34	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:37
L36	-52	l35 and l32	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:38

L37	14	136 and 113	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2007/06/19 18:38
-----	----	-------------	--	-----	----	------------------

PTO

PTO/SB/05 (09-04)

Approved for use through 07/31/2006. OMB 0651-0032

U.S. Patent and Trademark Office. U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY
PATENT APPLICATION
TRANSMITTAL

Attorney Docket No.	
First Inventor	Jed Margolin
Title	MEMORY WITH INTEGRATED PROGRAMMABLE CONTROLLER

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Express Mail Label No.

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.	ADDRESS TO: P.O. Box 1450 Alexandria VA 22313-1450
1. X Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing) Applicant claims small entity status. See 37 CFR 1.27. 3. X Specification [Total Pages 22] Both the claims and abstract must start on a new page (For information on the preferred arrangement, see MPEP 608.01(a)) 4. X Drawing(s) (35 U.S.C. 113) [Total Sheets 6] 5. Oath or Declaration [Total Sheets 2] a. X Newly executed (original or copy) b. A copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 18 completed) i. DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) name in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b). 6. Application Data Sheet. See 37 CFR 1.76 7. CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix) Landscape Table on CD 8. Nucleotide and/or Amino Acid Sequence Submission (if applicable, items a. – c. are required) a. Computer Readable Form (CRF)	ACCOMPANYING APPLICATION PARTS 9. Assignment Papers (cover sheet & document(s)) Name of Assignee 10. 37 CFR 3.73(b) Statement (prover of (when there is an assignee) 11. English Translation Document (if applicable) 12. Information Disclosure Statement (pto/sb/08 or pto-1449) Copies of citations attached 13. Preliminary Amendment 14. Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 15. Certified Copy of Priority Document(s) (if foreign priority is claimed)
b. Specification Sequence Listing on: i. CD-ROM or CD-R (2 copies); or ii. Paper c. Statements verifying identity of above copies	16. Nonpublication Request under 35 U.S.C. 122(b)(2)(B)(i). Applicant must attach form PTO/SB/35 or equivalent. 17. Other:
18. If a CONTINUING APPLICATION, check appropriate box, and supp specification following the title, or in an Application Data Sheet under 37	ly the requisite information below and in the first sentence of the CFR 1.76:
Continuation Divisional Continuation Prior application information: Examiner	on-in-part (CIP) of prior application No.:
19. CORRESPOND	ENCE ADDRESS
The address associated with Customer Number: 23497	OR Correspondence address below
Name	
Address	
City State	Zip Code
Country Telephone	Fax
Signature Jld Mangolm Name	Date 5-17-05
(Print/Type) Jed Margolin	Registration No. (Attorney/Agent)

This collection of Information is required by 37 CFR 1.53(b). The Information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Panerwork Reduction Act of 1985, no persons are required to respond to a collection of information unless it displays a valid OMB control number

Effective Fees pursuant to the Consolidate	on 12/08/2004.	^ ^~ 200E/U B 4840)		Comple	te if Known	7	
			Application Number				
FEE TRA			Filing Date				
For	FY 200	<i>)</i> 5	First Named Inventor	Jed	Margolir	n	
Applicant claims small en	ntity status. Se	ee 37 CFR 1 27	Examiner Name				
TOTAL AMOUNT OF PAYME			Art Unit				
		500.00	Attorney Docket No.				
METHOD OF PAYMENT (check all that	t apply)					
X Check Credit Car	rd Mon	ney Order Nor	ne Other (please ide	entify):			
Deposit Account Depo			Deposit Account Na	ame:			
For the above-identified	deposit accor	unt, the Director is her	reby authorized to: (check	all that a	pply)		
Charge fee(s) inc						pt for the filing fee	
Charge any addition	tional fee(s) or	r underpayments of fe				pt for the filing fee	
under 37 CFR 1.16 and 1.17 WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.							
FEE CALCULATION							
1. BASIC FILING, SEARCH	I. AND EXA	MINATION FEES					
	FILING FEES	S SEAR	CH FEES EXAM	INATIO	N FEES	ł	
Application Type F		<u>Entity</u> e (\$)	Small Entity	Small	<u> Entity</u>	Fees Paid (\$)	
Utility	300 150		250 200		e (\$) 00	500	
Design	200 100	0 100	50 130	- `	55		
Plant	200 100		150 160	`	30		
Reissue	300 150	0 500	250 600	`	00		
Provisional	200 100	0 0	0 0		0		
2. EXCESS CLAIM FEES			· ·		•	nall Entity	
Fee Description Each claim over 20 (incl	dina Dajeeu	1		E	Fee (\$)	Fee (\$)	
Each independent claim	over 3 (inclu	ies) idino Reissues)			50 200	25	
Multiple dependent clain	ns	amb resource,			360	100 180	
	tra Claims		Paid (\$)	<u>M</u>		ndent Claims	
HP = highest number of total clair	0 x	25 =	0		Fee (\$)	Fee Paid (\$)	
indep. Claims Ext	tra Claims		<u>Paid (\$)</u>		180	0	
4 - 3 or HP =	1 x	100 = 1	100				
HP = highest number of independence 3. APPLICATION SIZE FEE	•						
If the specification and dra	wings exceed	d 100 sheets of pap	er (excluding electroni	cally file	ed sequence	or computer	
listings under 37 CFR 1	l.52(e)), the a	application size fee	due is \$250 (\$125 for	small en	tity) for eac	ch additional 50	
sneets or traction thereo	of. See 35 U <u>tra Sheets</u>	J.S.C. 41(a)(1)(G) a	ınd 37 CFR 1.16(s). 1 additional 50 or fraction				
100 =		50 = 0	(round up to a whole nun	nber) x	Fee (\$) 125	<u>Fee Paid (\$)</u> = 0	
I. OTHER FEE(S)	2122.2					Fees Paid (\$)	
Non-English Specification		e (no small entity d	liscount)			0	
Other (e.g., late filing sur	rcharge):					Ö	
JBMITTED 8Y							
gnature <i>Ud V</i>	nargot		legistration No. Attomey/Agent)		Telephone	408-238-4564	
me (Print/Type) Jed N	/largolin	- 10	(ttomey/Agent)		Date C	10.06	

This collection of information is required by 37 CFR 1.136. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 30 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the Individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

UNITED STATES PATENT APPLICATION

FOR

MEMORY WITH INTEGRATED PROGRAMMABLE CONTROLLER

INVENTOR: JED MARGOLIN

MEMORY WITH INTEGRATED PROGRAMMABLE CONTROLLER

CROSS REFERENCES TO RELATED APPLICATIONS

[0001] This application claims the benefit of U.S. Provisional Application No. 60/573,964 filed on May 24, 2004.

BACKGROUND OF THE INVENTION - Field of Invention

[0002] This invention relates to a controller integrated within a computer memory which is used for memory testing during wafer testing and for performing additional useful functions when installed in a User's system. For the purposes of this application the terms Controller and Processor will mean the same thing and the Test CPU (TCPU) is a Processor. The term User includes the end user of the memory such as when the memory is installed in a Personal Computer or other device.

BACKGROUND OF THE INVENTION

[0003] Typically, in addition to hard errors such as stuck nodes, memories are subject to errors caused by a sensitivity to the pattern of data stored in the memory. It is not feasible to test every combination of data bits in a large memory because it would simply take too long. Therefore, patterns are selected that are either predicted or known to cause errors. Pattern sensitivities can change as processes are changed; thus it may be necessary to change the test suite as wafers are processed. It is also possible that new pattern sensitivities may be discovered after a part is installed in a User's system. When this new pattern is added to the test suite the yield goes down. To bring the yield back up the process is tweaked and/or the part is redesigned.

[0004] In the manufacturing process, after a wafer is fabricated the common practice is to test each IC by positioning a test head containing probes over each IC one at a time to contact the IC's pads, exercise the IC to determine whether it is good, and mark the bad ones. After all the ICs on the wafer are tested they are cut from the wafer and the good ones are packaged. These are then tested again. By testing the ICs before they are cut from the wafer the bad ones can be discarded before they are packaged, thus saving money. However, as ICs become more complex, the time needed to test them increases. This is especially true with memories because of the need to test for memory sensitivity to data patterns. ICs are also commonly tested at different speeds because memories that fail at the highest rated speed may perform properly at lower speeds. Good memories are then sorted by speed so the lower speed devices can be sold instead of thrown away. Another problem faced by memory manufacturers is that as ICs become faster it becomes more difficult to test them at their rated speed due to the limitations imposed by using a test head.

[0005] Another common practice (called *burn-in*) is to subject the wafer to elevated temperatures. Premature IC failure tends to occur early in an IC's expected operating life. Subjecting the wafer to elevated temperatures accelerates the early-failure rate of the ICs.

Burn-in is more effective if the ICs on the wafer are powered during the test. One method to accomplish this is taught in U.S. Patent 5,461,328 Fixture for burn-in testing of semiconductor wafers issued October 24, 1995, to Devereaux, et al. Another method is taught in U.S. Patent 5,766,979 Wafer level contact sheet and method of assembly issued June 16, 1998, to Budnaitis. A further method is taught in U.S. Patent 6,020,750 Wafer test and burn-in platform using ceramic tile supports issued February 1, 2000, to Berger, et al.

[0007] However, these methods only apply power to the ICs on the wafer. They do not allow the ICs to be tested during burn-in. Some ICs may work perfectly well at room temperature and after burn-in but fail to work properly at the elevated temperature experienced during burn-in. Other ICs may work at room temperature, after burn-in, and at the elevated temperature, but fail to work at temperatures between room temperature and the elevated temperature. Since ICs are also rated to operate at a minimum temperature the same problem exists when testing these ICs at this

low temperature. Some ICs may work at room temperature and low temperature but fail to work properly at intermediate temperatures.

[0008] Therefore a need exists to be able to continuously test ICs at the wafer level during testing, whether at elevated temperatures, low temperatures, or temperatures in-between, and keep a record of the results so that only good devices are packaged and sold to customers.

[0009] U.S. Patent 4,757,503 **Self-testing dynamic ram** issued July 12, 1988 to Hayes, et al. contains a built-in testing circuit using hard-wired logic. Changing the test suite requires redesigning the IC.

[0010] U.S. Patent 6,154,861 Method and apparatus for built-in self-test of smart memories issued November 28, 2000, to Harward contains a Test Controller (Figure 4), the details of which are not disclosed. There is no suggestion that the Test Controller can be reprogrammed after the IC is fabricated. Likewise, there is no suggestion that the Test Controller can be used for other than memory testing.

[0011] Accordingly, one of the objects and advantages of the present invention is to provide a programmable processor integrated into the memory for efficiently testing memories during both wafer testing and after packaging. An additional object and advantage is to provide a programmable processor integrated into the memory that can be used for functions such as graphics primitives and data matching. Further objects and advantages of my invention will become apparent from a consideration of the drawings and ensuing description.

SUMMARY OF THE INVENTION

[0012] An internal programmable processor is added to a computer memory by adding a small processor, a small amount of processor RAM memory, a small amount of non-volatile memory, and some logic. During wafer testing and after the memory is packaged this internal processor can be used for memory testing. A programmable clock allows the memory to be tested at

different speeds. After the memory is installed in a User's system, the programmable processor can also be used to perform useful functions such as data pattern matching, moving data, and graphics primitives such as clearing and setting memory and for drawing lines. Additional functions, such as data encryption and decryption can be implemented. When used in dynamic memory the processor can be used to perform self-refresh. These additional functions can be used to justify the slightly added complexity of the memory.

[0013] The present invention is to be distinguished from a standard microcontroller. A standard microcontroller is generally intended for use as a standalone system, contains a limited amount of internal memory, and does not provide direct access to its internal memory by a host system. The present invention is primarily a memory to be used with a host processor, such as for main system memory. The internal programmable processor is intended to facilitate memory testing during and after wafer fabrication and to provide additional functionality in a User's system.

[0014] During wafer testing the internal processor allows the memory to be tested at full speed and substantially simultaneously with the testing of other memories on the wafer. During wafer testing, the test head loads the test program into the processor RAM and starts the test program. It then moves on to the next memory on the wafer. After thus starting all the memories on the wafer it goes back to the first memory, and if necessary, waits for the test to finish.

[0015] If the memory fails the test it is marked as bad and the tester goes to the next memory. If the memory passes the test, the tester writes information into the non-volatile memory such as:

- 1. Manufacturer's identification code:
- 2. Part Number;
- 3. Part Serial Number;
- 4. Memory Algorithm number;
- 5. Maximum clock speed for proper performance.

[0016] The results from the remaining memories are then available in the order that the memories were loaded with the test program and the program started.

[0017] After a memory is packaged, the non-volatile memory cannot be written to, only read. This is to prevent unscrupulous vendors from remarking bad parts as good or improperly increasing the speed rating.

[0018] At any stage after packaging, the part can be tested by having the host processor read the non-volatile memory, determine what test program to use, load it into the processor RAM memory, and start the self-test processor. The internal Self-Test allows the memory to be tested at full speed and in parallel with other host system operations, such as the testing of other main memory.

[0019] Since the test program is RAM-based it can be changed without changing a mask, such as would be necessary if it were in masked ROM. This is advantageous because, other than hard errors such as permanently stuck bits, the main problem with large memories is pattern sensitivity. It is not feasible to test every combination of data bits in a large memory because it would simply take too long. Therefore, patterns are selected that are either predicted or known to cause errors. Pattern sensitivities can change as processes are changed; thus it may be necessary to change the test suite as wafers are processed. It is also possible that new pattern sensitivities may be discovered after a part is shipped to the user. By having a RAM-based test program the manufacturer is able to distribute new test programs for the life of the part.

[0020] An additional advantage is that since the information in the non-volatile memory contains a unique serial number that can be read by the host processor in any system using this part, by keeping track of serial numbers the parts that are identified as having been stolen can readily be identified.

[0021] If desired, manufacturers can publish the serial numbers of parts known to have been stolen and make this information available through a public network like the Internet. The appropriate software can then automatically determine if a user's memory is on this list.

[0022] Since all memory serial numbers are unique, the serial number will also uniquely identify all boards and systems that incorporate it.

BRIEF DESCRIPTION OF THE DRAWINGS

[0023] Figure 1 shows the integrated processor system with a programmable clock in a memory with non-multiplexed address inputs.

[0024] Figure 2 shows the integrated processor system with a programmable clock in a memory with multiplexed address inputs.

[0025] Figure 3 shows the integrated processor system with a programmable clock in a memory with a serial interface.

[0026] Figure 4 shows the integrated processor system without a programmable clock in a memory with non-multiplexed address inputs.

[0027] Figure 5 shows the integrated processor system without a programmable clock in a memory with multiplexed address inputs.

[0028] Figure 6 shows the integrated processor system without a programmable clock in a memory with a serial interface.

DETAILED DESCRIPTION

[0029] In the following description, numerous specific details are set forth to provide a thorough understanding of the invention. However, it is understood that the invention may be practiced without these specific details. In other instances, well-known circuits, structures and techniques have not been shown in detail in order not to obscure the invention.

[0030] In the following discussion it should be noted that while conventional Dynamic RAMs (DRAMs) generally use a multiplexed address bus and conventional Static RAMs (SRAMs) generally use a non-multiplexed address bus, these are design choices made for various reasons (including tradition) that are not dictated by the technology itself. A DRAM can be made using a non-multiplexed address bus and an SRAM can be made using a multiplexed address bus. Memories which provide a serial interface for access by the User's system may also be practiced with the present invention.

[0031] Referring to Figure 1, Memory Array 106 may take several forms. It may be a conventional read/write memory comprising row and address decoders, a memory cell array, and sense amplifiers. The memory cell array may be dynamic or static. Memory Array 106 may also contain a shift register, making it particularly suitable for shifting data out of the array to be displayed on a video monitor. An example of this type of memory, commonly called a Video RAM (VRAM) is taught in U.S. Patent 4,498,155 Semiconductor Integrated circuit memory device with both serial and random access arrays issued February 5, 1985, to Mohan Rao. A further example of a memory optimized for video operations is U.S. Patent 5,553,229 Row addressable graphics memory with flash fill issued September 3, 1996, to the present inventor. However, Memory Array 106 may also be Read-Only (ROM), Write Once, or Read-Mostly (such as Flash Memory). The design of the preceding memory arrays are well known to those skilled in the art of memory design.

[0032] Again referring to Figure 1, the invention's internal programmable processing system is made up of processor TCPU 103, TCPU RAM Memory 104, Non-Volatile Memory 105, and Programmable Clock 102.

[0033] TCPU 103 (Test CPU) may use a Reduced Instruction Set (RISC) or a Complex Instruction Set (CISC), and may use a standard von Neumann architecture, a Harvard Architecture, a Very Long Instruction Word (VLIW) architecture, or a variation of architectures. The instruction set and architecture may be optimized for the tasks it is designed to perform.

[0034] TCPU RAM Memory 104 is used by TCPU 103 for storing instructions and data. It may have a single partition such as that required by a von Neumann architecture or it may be partitioned for use in a Harvard Architecture or the like. TCPU RAM Memory 104 may be static memory or dynamic memory but, due to its ease of use, static memory is preferred.

[0035] Non-Volatile Memory 105 is a non-volatile memory used for storing information such as: Manufacturer's identification code, Part Number, Part Serial Number, Memory Algorithm number, and Maximum clock speed for proper performance.

[0036] Programmable Clock 102 allows TCPU 103 to test the memory at different speeds as part of the manufacturing test protocol. Programmable Clock 102 may use a number of techniques to accomplish this, such as a Phase-Locked-Loop (PLL), a programmable divider, or Direct Digital Synthesis (DDS). Programmable Clock 102 normally powers-up at its minimum speed.

Programmable Clock 102 may use the CLOCK input to MUX 101 as a reference or may contain an on-chip oscillator.

[0037] The bus comprising the TCPU Interface connects TCPU 103, TCPU RAM Memory 104, Non-Volatile Memory 105, and MUX 101 and contains data, address, and control signals.

[0038] Multiplexor MUX 101 controls and arbitrates access between the internal programmable processor, Memory Array 106, and the User's system. It allows TCPU 103 to access Memory Array 106. It also allows Memory Array 106 to be accessed by external buses such as when the invention is used as main memory in a User's system. In addition, through the use of the RS input on MUX 101, MUX 101 allows the User's system to control TCPU 103, access TCPU RAM Memory 104 in order to load the program to be run by TCPU 103, and access Non-Volatile

Memory 105. The BUSY output on MUX 101 tells the User's system that Memory Array 106 is being used by TCPU 103 and to wait. The TCPU Interface contains a similar signal to tell TCPU 103 that Memory Array 106 is being used by the User's system and to wait. The preferred memory arbitration scheme is to give the User's system priority to Memory Array 106. If TCPU 103 is accessing Memory Array 106 at the beginning of a User system access, the User system waits until the next memory cycle at which point TCPU 103 is stalled and the User system gets access to Memory Array 106. The CLOCK input to MUX 101 is used by TCPU 103 when the invention is used by a User's system in order to avoid the potential for conflicts caused by metastable instability of an arbitration logic circuit that would exist if TCPU 103 used a clock having a frequency not synchronized to the clock used by the User's system. During Wafer testing, the CLOCK input to MUX 101 may be used as a reference by Programmable Clock 102. In Figure 1, MUX 101 provides external access to Memory Array 106 through a non-multiplexed address bus.

[0039] Figure 2 shows an embodiment that is identical to that shown in Figure 1 except that MUX 201 provides external access to Memory Array 106 through a multiplexed address bus. TCPU 103 accesses Memory Array 106 before the addresses are multiplexed, thus avoiding the speed penalty incurred by multiplexing the address bus.

[0040] Figure 3 shows an embodiment that is identical to that shown in Figure 1 except that MUX 301 provides external access to Memory Array 106 through a serial interface. TCPU 103 accesses Memory Array 106 before the serial interface, thus avoiding the speed penalty incurred by the serial interface.

[0041] Figure 4 shows an embodiment that is identical to that shown in Figure 1 except Programmable Clock 102 is omitted. This is for memories which are tested at only one speed during wafer testing. MUX 401 is similar to MUX 101 shown in Figure 1 and provides external access to Memory Array 106 through a non-multiplexed address bus. TCPU 403 performs the same function as TCPU 103 but does not control a programmable clock.

[0042] Figure 5 shows an embodiment that is identical to that shown in Figure 4 except that MUX 501 provides external access to Memory Array 106 through a multiplexed address bus. TCPU

403 accesses Memory Array 106 before the addresses are multiplexed, thus avoiding the speed penalty incurred by multiplexing the address bus.

[0043] Figure 6 shows an embodiment that is identical to that shown in Figure 4 except that MUX 601 provides external access to Memory Array 106 through a serial interface. TCPU 403 accesses Memory Array 106 before the serial interface, thus avoiding the speed penalty incurred by the serial interface.

An example of a test suite for testing pattern sensitivity is show in Table 1(a) through Table 1(k). They are intended to be performed in sequence. When testing Main Memory in systems using Cache Memory care must be taken to turn off the Cache Memory so that Main Memory is tested and not Cache Memory.

<u>Table 1(a)</u>

Set all memory locations to '0'
Start with address 0
Check that the data = \$00
Turn on each bit (d0-d7); Check the byte for correct data
Increment the address and repeat for all memory addresses

The data pattern for each memory address is:

(d7 d6 d5 d4 d3 d2 d1 d0)

00000000

00000001

00000011

00000111

00000111

00011111

00111111

01111111

11111111

At the end of this test, all memory locations are set to '1'.

Table 1(b)

Start with address 0

Check that the data = \$FF

Turn off each bit (d0-d7); Check the byte for correct data Increment the address and repeat for all memory addresses

The data pattern for each memory address is:

11111111

11111110

11111100

11111000

11110000

11100000

11000000

10000000

00000000

At the end of this test, all memory locations are set to '0'.

Table 1(c)

Start with highest memory address

Check that the data = \$00

Turn on each bit (d7-d0); Check the byte for correct data Decrement the address and repeat for all memory addresses

The data pattern for each memory address is:

00000000

10000000

11000000

11100000

11110000

11111000

11111100

11111110

11111111

At the end of this test, all memory locations are set to '1'.

Table 1(d)

Start with highest memory address
Check that the data = \$FF
Turn off each bit (d7-d0); Check the byte for correct data
Decrement the address and repeat for all memory addresses

The data pattern for each memory address is:

00000011

00000000

At the end of this test, all memory locations are set to '0'.

Table 1(e)

Start with address 0

Check that the data = \$00

Turn each bit (d7-d0) on, then off; Check the byte for correct data Increment the address and repeat for all memory addresses

The data pattern for each memory address is:

At the end of this test, all memory locations are set to '0'.

Table 1(f)

Start with highest address Check that the data = \$00

Turn each bit (d0-d7) on, then off; Check the byte for correct data Decrement the address and repeat for all memory addresses

The data pattern for each memory address is:

At the end of this test, all memory locations are set to '0'.

Table 1(g)

Set all memory locations to '1'

Start with highest memory address

Check that the data = \$FF

Turn each bit (d7-d0) off, then on; Check the byte for correct data Increment the address and repeat for all memory addresses

The data pattern for each memory address is:

At the end of this test, all memory locations are set to '1'.

Table 1(h)

Start with highest memory address
Check that the data = \$FF
Turn each bit (d0-d7) off, then on; Check the byte for correct data
Decrement the address and repeat for all memory addresses

The data pattern for each memory address is:

11111111

01111111 11111111

At the end of this test, all memory locations are set to '1'.

Table 1(i)

Fill all memory addresses with \$55
Start with address 0
Check that the data = \$55
Write \$AA to the address; Check the byte for correct data
Increment the address and repeat for all memory addresses

The data pattern for each memory address is: 01010101 10101010

At the end of this test, all memory addresses are set to \$AA.

<u>Table 1(j)</u>

Start with address 0
Check that the data = \$AA
Write \$55 to the address; Check the byte for correct data
Increment the address and repeat for all memory addresses

The data pattern for each memory address is: 10101010 01010101

At the end of this test, all memory addresses are set to \$55

Table 1(k)

Start with address 0

Use the Least Significant 8 bits of the address as data Write the data to the memory address

Increment the address and repeat for all memory addresses Start with address 0

Use the Least Significant 8 bits of the address as data Check the data at the memory address

Increment the address and repeat for all memory addresses

The data pattern for the first 8 addresses is:

00000000

0000001

0000010

00000011

00000100

00000101

00000110

00000111

[0045] While preferred embodiments of the present invention have been shown, it is to be expressly understood that modifications and changes may be made thereto and that the present invention is set forth in the following claims.

I claim:

- 1. A single chip memory comprising:
 - (a) a memory array;
 - (b) a processor;
 - (c) a processor RAM memory;
 - (d) a multiplexor;

whereas said multiplexor controls and arbitrates access between said memory array, said processor, said processor RAM memory, and a user's system.

- 2. The single chip memory of claim 1 further comprising a non-volatile memory.
- 3. The single chip memory of claim 1 further comprising a programmable clock.
- 4. The single chip memory of claim 1 whereby said multiplexor is used to load said processor RAM memory with a program used by said processor to test said memory array.
- 5. The single chip memory of claim 1 whereby said multiplexor is used to load said processor RAM memory with a program used by said processor to perform functions selected from a group comprising data pattern matching, moving data, graphics primitives, data encryption, and data decryption.

- 6. A single chip memory comprising:
 - (a) a memory array;
 - (b) a processor;
 - (c) a processor RAM memory;
 - (d) a multiplexor;

whereas said multiplexor controls and arbitrates access between said memory array, said processor, said processor RAM memory, and a user's system; and

whereby said multiplexor is used to load said processor RAM memory with a program used by said processor.

- 7. The single chip memory of claim 6 further comprising a non-volatile memory.
- 8. The single chip memory of claim 6 further comprising a programmable clock.
- 9. The single chip memory of claim 6 whereby said program is used to test said memory array.
- 10. The single chip memory of claim 6 whereby said program is used to perform functions selected from a group comprising data pattern matching, moving data, graphics primitives, data encryption, and data decryption.
- 11. A single chip memory comprising:
 - (a) a memory array;
 - (b) a processor;
 - (c) a processor RAM memory;
 - (d) a multiplexor;

whereas said multiplexor controls and arbitrates access between said memory array, said processor, said processor RAM memory, and a user's system; and

whereby said multiplexor is used to load said processor RAM memory with a program used by said processor to test said memory array.

- 12. The single chip memory of claim 11 further comprising a non-volatile memory.
- 13. The single chip memory of claim 11 further comprising a programmable clock.
- 14. A method for providing a self-testing single chip memory comprising the steps of:
 - (a) providing a memory array;
 - (b) providing a processor;
 - (c) providing a processor RAM memory;
 - (d) providing a multiplexor;


whereas said multiplexor controls and arbitrates access between said memory array, said processor, said processor RAM memory, and a user's system; and


whereby said multiplexor is used to load said processor RAM memory with a program used by said processor to test said memory array.


- 15. The method for providing a self-testing single chip memory of claim 14 further comprising the step of providing a non-volatile memory.
- 16. The method for providing a self-testing single chip memory of claim 14 further comprising the step of providing a programmable clock.


ABSTRACT


An internal processing capability is added to a computer memory by adding a small processor, a small amount of processor RAM memory, a small amount of non-volatile memory, and some logic. During wafer testing the internal processor system allows the memory to be tested at full speed and substantially simultaneously with the testing of other memories on the wafer. At any stage after packaging, the part can be tested by having the host processor read the non-volatile memory, determine what test program to use, load it into the RAM memory, and run the Self-Test program. The internal processor system also allows additional functions such as data searching, data moving, and graphics primitives to be performed entirely within the memory.














PTO/SB/01 (09-04)

Approved for use through 07/31/2006. OMB 0651-0032

Jed Margolin

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Attorney Docket

Number

First Named Inventor

DECLARATION FOR UTILITY OR

DESIGN

							-	a. g.		
PATENT APPLICATION (37 CFR 1.63)					COMPLETE IF KNOWN					
	I	(37 C	FR 1.63)		Application	n Number				
X	Declaration Submitted	OR	Declar Subm	ation itted after Initial	Filing Dat	е				
	With Initial Filing		Filing	(surcharge	Art Unit					
	- ming		requir	R 1.16 (e)) ed)	Examiner	Name				
l hen	eby declare that	:								
			ailing address	and citizenship are a	e stated h	حد ضعم بدواه	41:			
which	a patent is sough	ht on th	ed below to be ne invention en	the original and first i titled:	nventor(s)	of the subje	ct matter	which is cla	aimed and for	
1_	-					·				
N	lemory With	Integ	grated Pro	grammable Co	ntroller	•				
								•		
the si	ecification of wh	ich		(Title of the I	nvention)					
X										
	is attached he	reto								
	OR									
	was filed on (M	M/DD/Y	YYY)		as I Init	ed States Ar	nlication	Mumbaaaa	DOT Internation	
					as Om	ed Olales At	plication	number or	PCT International	
Applic	ation Number			and was amended	on (MM/D	D/YYYY)			(if applicable).	
I here	by state that I ha	ve revie	ewed and unde	rstand the contents of	of the abov	e identified s	specificati	on, includin	∟l ig the claims, as	
amen	ded by any amer	dment	specifically refe	erred to above.					5 **** 3.2 5 , 	
l ackr	nowledge the du	ty to di	sclose informa	tion which is materi	al to pate	ntability as	defined in	37 CFR	1.56, including for	
COLIGIA	valion-in-part ap	hiicario:	ns, matenai int	ormation which becaute of the continuation	ame availa	ible between	the filing	date of th	e prior application	
l here	by claim foreign	priority	benefits unde	r 35 U.S.C. 119(a)-	(d) or (f)	or 365(b) of	any fore	ion applica	ation(s) for natent	
ILLACLIF	or a or brain pres	tuel S II	iunis cenincate	RSJ. OF JODIAL OF ANV	'PCI Intel	mational ann	dication w	shich docine	noted at land and	
applic	ation for patent, I	nventoi	rs or plant bree	ica, listed below and eder's rights certificat	riave aisc e(s), or ar	o identified b ny PCT interr	elow, by d national a	checking the polication h	e box, any foreign	
Delore	that of the applic	cation o	n which priority	is claimed.						
Prior	Foreign Applic Number(s)	ation	Country	Foreign Filing ((MM/DD/YYY		Priori Not Clai		Certified YES	Copy Attached?	
						, vot otal	7		NO.	
						늗	1	님	片	
					1	<u></u>	<u> </u>	닏		
						<u>_</u>	į			
					i		1	П		

Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

[Page 1 of 2]
This collection of information is required by 35 U.S.C. 115 and 37 CFR 1.63. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 21 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/01 (09-04)
Approved for use through 07/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION — Utility or Design Patent Application

Direct all correspondence to:	The address associated with Customer Number:	23497			OR		Correspondence address below
Name							
Address					-		
City			State				1710
			State				ZIP
Country	Te	elephone			Fax		
I hereby declare that all sta and belief are believed to statements and the like so false statements may jeopa	made are punishable	r that these stat by fine or impriso	tement onmen	s were m t. or both	ade with	the kno	whether that willful follow
NAME OF SOLE OR FIRST		ДАр	etition	has been 1	iled for thi	s unsigr	ned inventor
	ie (ii ariy])				ly Name o	or Surna	me
Jed				M	argolin		
Inventor's Signature	_						Date
Jedmarg				······································			5-17-05
Residence: City	State		Coun	-		Citizen	ship
San Jose	CA		US	A		US	SA .
Mailing Address					-		
3570 Pleasant Ed							
City	State			Zip	148-191	16	Country
San Jose	CA			95	146-19	16	USA
NAME OF SECOND INVEN				A petitio	n has bee	n filed fo	or this unsigned inventor
Given Name (first and middle	e [if any])			Family	Name or	Surnam	e
Inventor's Signature				<u>l</u>			Date
Residence: City	State		Count	try		Citizen	ship
Mailing Address		I					
A.							
City	State			Zip		Country	у
Additional inventors or a lega	I representative are being na	med on the	ınnleme	ntal eheat/a\ F	TO/SP/024	00: 5	March add a said
The state of the s		st st	- Phisus	ital sitee(8) F	10/9B/0ZA	or UZLR at	tached hereto.

DATENT	APPLICATION	SERIAL	NO	
TALL!!	ALL LICATION			

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

05/19/2005 FMETEKI1 00000019 11130939

01 FC:2011	150.00 OP
02 FC:2111	250.00 OP
03 FC:2311	100.00 OP
04 FC:2201	100.00 OP

PATENT APPLICATION FEE DETERMINATION RECORD Effective December 8, 2004

11130939

		claims a	S FILED ((Columi			Jmn 2)		Small e	MUUA			RAHT F
T	OTAL CLAIMS	<u> </u>	10000111	//	COIL	<u> </u>		type (rate	FEE	OR	RATE	FEE
E	DR		NUMBER	/ <i>b</i>	DH 10/16	BER EXTRA		BASIC FE				}
			NUMBER	FILED	NUM	SER EATRA		BASIC FE	150.00	OR	BASIC FEE	300.00
TC	OTAL CHARGE	ABLE CLAIMS	// ₂ mi	nus 20=	° (<i>y</i>		X§ 25=		OR	X§50=	
<u> </u>	DEPENDENT C	· · · · · · · · · · · · · · · · · · ·		inus 3 =	/_			X100=	100	OR	X200=	
		NDENT CLAIM P	<u>'</u>					÷180=		OR	÷360=	
° K	the difference	e in column 1 is	less than ze	ero, enter	"O" in (column 2		TOTAL	950	OR	TOTAL	
	C	Laims as a	Mended) - PAR1	T II	•				_	other	
ن	1	(Column 1)		(Colum		(Column 3)	ו ו	SMALL	ENTITY	OR T	Small	
AMENDMENT A		REMAINING AFTER AMENDMENT		NUME PREVIO PAID F	ER USLY	PRESENT EXTRA		RATE	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
S O S	Total	٥	Minus	00		=		X\$ 25=	 	OR	_X\$50=	
ABAGE	Independent	0	Minus		01.410.4	-		X100=		OR	X200=	
<u> </u>	PIHST PHESE	ENTATION OF MI	JUIPLE DEI	PENDENI	CLAIM			÷180=		OR	÷360=	
							L	TOTAL			TOTAL	
		(Column 1)		(Colum	n 2)	(Column 3)	Д	ODIT. FEE			ADDIT. FEE	
		CLAIMS	<u> </u>	HIGHE	ST				ADDI-	j) (i		ADOI-
AMENDMENT B		REMAINING AFTER AMENDMENT	·	PREVIO	USLY	PRESENT EXTRA		RATE	TIONAL FEE		RATE	TIONAL
NOR	Total	Ω	Minus	۰, ۵۰		=		X\$ 25=		OR	X\$50=	
NAME:	Independent	۵	Minus	000		=		X100=		OR	X200=	
(a)	FIRST PRESE	NTATION OF MU	ILTIPLE DEP	ENDENT	CLAIM							
		•		•	-		L	÷180=		OR	÷360=	
			•	. •			A	TOTAL DDIT. FEE		OR ,	TOTAL ADDIT. FEE	
	·	(Column 1)		(Colum		(Column 3)						
AMENDMENT C	:	CLAIMS REMAINING AFTER AMENDMENT	1	HIGHE NUMBI PREVIOL PAID F	ER JSLY	PRESENT EXTRA		RATE	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
202	Total	o o	Minus	œ		=		X\$ 25=		OR	X\$50=	
13 ES	Independent	٥	Minus	000		=		X100=		ľ	X200=	
	FIRST PRESE	NTATION OF MU	LTIPLE DEP	ENDENT (CLAIM		-			OR		
• • •	the point is select	mn t in less than the	,		0° i=•	2		÷180=		OR (÷360=	
≈ K	the "Highest Nur	mn 1 is less than the mber Proviously Pa	id For IN THIS	SPACE &	ess the	20, 3nter "20."	AC	TOTAL DDIT. FEE		OR ,	TOTAL LODIT. FEE	
-11 T	ye "Higyest Mnw Tale Lifthest Mnw	mber Previously Pa ber Previously Paid	For (Total or	ndependen	12.14 3321 (1) 23 (1)	i 3, enter 3." highest number	foun	q iu gue vici	ropriate bor			

PTO/SB/08a (08-03)

Approved for use through 07/31/2006, OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

7	Substitute for form 1449A/PTO		to respond to a collection of information unless it contains a valid OMB control number Complete if Known				
		Application Number					
INFORMATIO	N DISCLOSURE	Filing Date					
	BY APPLICANT	First Named Inventor	Jed Margolin				
		Art Unit					
(Use as many	sheets as necessary)	Examiner Name					
Sheet 1	of 1	Attorney Docket Number					

Examiner	Cite	Document Number	U. S. PATENT Publication Date	Name of Patentee or	
nitials*	No.1	Number-Kind Code ^{2 (F known)}	MM-DD-YYYY	Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		^{US-} 4,498,155	02-05-1985	Rao	
		^{US-} 4,757,503	07-12-1988	Hayes, et al.	
		^{US-} 5,461,328	10-24-1995	Devereaux, et al.	
		^{US-} 5,553,229	09-03-1996	Margolin	
		^{US-} 5,766,979	06-16-1998	Budnaitis	
		^{US-} 6,020,750	02-01-2000	Berger, et al.	····
		^{US-} 6,154,861	11-28-2000	Harward	***************************************
		US-		7 To consideration (#2744) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997) (1997)	AND DESCRIPTION OF THE PARTY OF
		US-			
		US-			
		US-			
		US-			P
		US-		and the section of th	
		US-			

	FOREIGN PATENT DOCUMENTS										
Examiner	Cite	Foreign Patent Document	Publication Date	Name of Patentee or	Pages, Columns, Lines.						
Initials*	No.¹	Country Code ³ Number ⁴ Kind Code ⁵ (if known)	MM-DD-YYYY	Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	τ°					
• • • • • • • • • • • • • • • • • • • •											

					***************************************	H					
***************************************			***************************************	•••••••••••••••••••••••	***************************************	H					
						$\vdash \vdash$					

Examiner	Date	
	Date	
Signature	Considered	
. •	Considered	1

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at www.usplo.gov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.